











#### **CD74HCU04-Q1**

ZHCSL43A -JUNE 2010-REVISED APRIL 2020

## 符合汽车标准的 CD74HCU04-Q1 六路非缓冲逆变器

## 1 特性

- 符合AEC-Q100 车规认证:
  - 器件温度等级 1: -40°C 至 +125°C, T<sub>A</sub>
- 符合汽车类 应用要求
- 非缓冲逻辑
- 正负输入钳位二极管
- 宽工作电压范围: 2V 至 6V
- 与 LSTTL 逻辑 IC 相比,可显著降低功耗

## 2 应用

- RC 振荡器电路
- 晶体振荡器电路

## 3 说明


CD74HCU04-Q1 器件包含六个独立的高速 CMOS 非缓冲逆变器。每个逆变器以正逻辑执行布尔函数  $Y = \overline{A}$ 。

## 器件信息(1)

器件型号	封装	封装尺寸 (标称值)		
CD74HCU04QPWRQ1	TSSOP (14)	5.00mm × 4.40mm		

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

## CD74HCU04-Q1 的功能引脚





# 目录

1	特性1		8.3 Feature Description	8
2	· · · · · · · · · · · · · · · · · · ·		8.4 Device Functional Modes	9
3		9	Application and Implementation	10
4	修订历史记录		9.1 Application Information	10
5	Pin Configuration and Functions		9.2 Typical Application	10
6	Specifications	10	Power Supply Recommendations	13
Ū	6.1 Absolute Maximum Ratings	11	Layout	13
	6.2 ESD Ratings		11.1 Layout Guidelines	13
	6.3 Recommended Operating Conditions		11.2 Layout Example	13
	6.4 Thermal Information	12	器件和文档支持	14
	6.5 Electrical Characteristics		12.1 文档支持	
	6.6 Switching Characteristics		12.2 相关链接	14
	6.7 Operating Characteristics5		12.3 社区资源	14
	6.8 Typical Characteristics		12.4 商标	
7	Parameter Measurement Information 7		12.5 静电放电警告	14
8	Detailed Description 8		12.6 Glossary	
•	8.1 Overview 8	13	机械、封装和可订购信息	14
	8.2 Functional Block Diagram			


## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

# Changes from Revision (June 2010) to Revision APage• 更新至全新数据表标准1• Thermal impedance R<sub>θJA</sub> updated from 112.6 to 121.1 °C/W4



## 5 Pin Configuration and Functions



## **Pin Functions**

	PIN		
NAME	NO.	I/O	DESCRIPTION
INAIVIE	NO.		
1A	1	Input	Channel 1, Input A
1Y	2	Output	Channel 1, Output Y
2A	3	Input	Channel 2, Input A
2Y	4	Output	Channel 2, Output Y
3A	5	Input	Channel 3, Input A
3Y	6	Output	Channel 3, Output Y
GND	7	_	Ground
4Y	8	Output	Channel 4, Output Y
4A	9	Input	Channel 4, Input A
5Y	10	Output	Channel 5, Output Y
5A	11	Input	Channel 5, Input A
6Y	12	Output	Channel 6, Output Y
6A	13	Input	Channel 6, Input A
V <sub>CC</sub>	14		Positive Supply

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	V
$I_{IK}$	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
$T_{J}$	Junction temperature (3)			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) Guaranteed by design.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



## 6.2 ESD Ratings

			VALUE	UNIT
V Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±2000	\/	
V <sub>(ESD)</sub>	Lieutostatic discriarge	Charged device model (CDM), per AEC Q100- 011 CDM ESD Classification Level C6	±1000	V

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	6	V
VI	Input voltage	0	V <sub>CC</sub>	V
Vo	Output voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

## 6.4 Thermal Information

		CD74HCU04-Q1	
	THERMAL METRIC	PW (TSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	121.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	6.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	63.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W



## 6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25^{\circ}C$  (unless otherwise noted).

	-				0	perating	free-air	tempera	ture (T <sub>A</sub> )	)	
	PARAMETER	ETER TEST CONDITIONS		V <sub>CC</sub>		25°C		-40°	C to 125	°C	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
				2 V	1.7			1.7			
$V_{IH}$	High level input voltage			4.5 V	3.6			3.6			V
	voltage			6 V	4.8			4.8			
				2 V			0.3			0.3	
$V_{IL}$	Low level input voltage			4.5 V			8.0			0.8	V
	voltage			6 V			1.1			1.1	
				2 V	1.8			1.8			
	High-level output voltage		$I_{OH} = -20 \mu A$	4.5 V	4.4			4.4			V
$V_{OH}$		$V_I = V_{IH}$ or $V_{IL}$		6 V	5.5			5.5			
	Voltage		I <sub>OH</sub> = -4 mA	4.5 V	3.98			3.7			
			I <sub>OH</sub> = -5.2 mA	6 V	5.48			5.2			
				2 V			0.2			0.2	
			$I_{OL} = 20 \mu A$	4.5 V			0.5			0.5	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		6 V			0.5			0.5	V
	voltage		I <sub>OL</sub> = 4 mA	4.5 V			0.26			0.4	
			$I_{OL} = 5.2 \text{ mA}$	6 V			0.26			0.4	
I	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or 0		6 V			±0.1			±1	μΑ
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or 0	I <sub>O</sub> = 0	6 V			2			40	μΑ
C <sub>i</sub>	Input capacitance			2 V to 6 V		7					pF

## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted),  $C_L$  = 50 pF

						Operating free-air temperature (T <sub>A</sub> )								
	PARAMETER		FROM TO V <sub>CC</sub> 25°C			25°C -40°C to 12		C to 125	S°C	UNIT				
					MIN	TYP	MAX	MIN	TYP	MAX				
		A	A	A			2 V			70			105	
t <sub>pd</sub>	Propagation delay				Υ	4.5 V			14			21	ns	
				6 V			12			18				
						2 V			75			110		
t <sub>t</sub>	Transition-time		Υ	4.5 V			15			22	ns			
				6 V			13			19				

## 6.7 Operating Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25$ °C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	V <sub>CC</sub> = 5 V, No load		14		pF



## 6.8 Typical Characteristics

 $T_A = 25^{\circ}C$ 




图 1. Typical Inverter Supply Current as a Function of Input Voltage





图 2. Input Capacitance as a Function of Input Voltage



## 7 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_t < 6~ns$ .
- The outputs are measured one at a time, with one input transition per measurement.






## 8 Detailed Description

#### 8.1 Overview

The CD74HCU04-Q1 device contains six independent high-speed CMOS unbuffered inverters.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Unbuffered CMOS Logic

Unlike most CMOS logic devices, this device does not include input or output buffers. The input, logic function, and output are all completed by the same set of complementary MOSFETs, as shown in № 6.




图 6. Logic schematic diagram

Each channel of the CD74HCU04-Q1 can drive a load with a total capacitance less than or equal to 50 pF connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 70 pF. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.



## Feature Description (接下页)

## 8.3.2 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in 图 7.

## **CAUTION**

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 7. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.4 Device Functional Modes

表 1. Function Table

INPUT	OUTPUT
Α	Y
L	Н
Н	L



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

In this application, three channels of the CD74HCU04-Q1 are used to create an oscillator circuit as shown in 8. The additional three channels can be used for a second oscillator circuit, used individually for other applications, or the inputs can be grounded and the channels left unused.

The CD74HCU04-Q1 is used in place of an operational amplifier in an oscillator application. Similar to a conventional inverting amplifier design, this oscillator application depends on factors such as open-loop gain, power consumption, and duty-cycle variation with temperature. Unbuffered inverters have a single inverting stage with an AC signal gain in the range of 10 to 20 dB. Buffered inverters, by definition, have more than one stage of inversion and thus much higher gains, typically in the range of 60 to 70 dB. Due to the lower gain, unbuffered inverters help create a more stable oscillator which is less sensitive to parameter changes. The stability of this type of oscillator is sufficient for the majority of applications with frequencies in the range of 100 Hz to 100 kHz.

Frequency accuracy is affected by shifts in temperature, manufacturing process, supply voltage, and values of the external timing components. For applications that require an extremely accurate clock, it is recommended to use a crystal oscillator circuit or a dedicated oscillator IC instead.

## 9.2 Typical Application




图 8. Typical application schematic

#### 9.2.1 Design Requirements

- This design utilizes a 5-V supply voltage, resulting in a 5-V output waveform.
- Low variance components should be used for the timing components (R<sub>1</sub>, R<sub>2</sub>, C<sub>1</sub>, C<sub>2</sub>) as changes in these
  component values will cause changes in output frequency.
- For this application  $R_1$  must have a much lower value than  $R_2$  ( $R_1 \ll R_2$ ).
- · Short trace lengths will improve oscillator stability by reducing parasitics.

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*. Changes to the supply will change the characteristics of the inverter, which will also change the oscillation frequency slightly.

Because the oscillator circuit biases two of the three stages of the device at approximately  $V_{CC}/2$ , both MOSFETs in the channels will be turned on and the supply current ( $I_{CC}$ ) through the device will be much larger than that shown for operation as a CMOS logic device in the  $I_{CC}$  specification in the *Electrical Characteristics*. This value will typically be between 10 and 30 mA per oscillator circuit.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74HCU04-Q1 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V<sub>CC</sub> listed in the *Absolute Maximum Ratings*.



## Typical Application (接下页)

Total power consumption can be calculated using the information provided in CMOS Power Consumption and  $C_{\text{pd}}$  Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### **CAUTION**

The maximum junction temperature,  $T_J(max)$  listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

## 9.2.1.2 Input Considerations

Although the oscillator circuit described in *Application Information* does not exactly have an input, the CD74HCU04-Q1 device does have inputs. Be sure to connect all inputs either to a valid logic circuit or as part of the oscillator circuit provided. Attaching oscilloscope probes to nodes of an oscillator circuit can cause shifts in the operating frequency, especially if the timing capacitor values are very small (less than 100 pF).

Unused inputs must be terminated to either  $V_{CC}$  or ground. These inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HCU04-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

Refer to the Feature Description for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The output of the oscillator is a square wave at the supply voltage. This signal can be passed through an additional buffer or inverter stage to add additional drive strength without affecting the operation of the oscillator circuit.

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*. Unused outputs can be left floating.

Refer to Feature Description for additional information regarding the outputs for this device.

## 9.2.2 Detailed Design Procedure


- 1. Decide the frequency of operation required. Adjustments to the calculated values of the components may be required to get the desired frequency.
- 2. For the purpose of this design, we will not include C<sub>2</sub> and instead use the internal input capacitance of the buffer which is approximately 15 pF. C<sub>2</sub> should be added to the circuit to reduce overshoot and undershoot conditions on the inputs as shown in Application Curves. Increasing the value of C<sub>2</sub> will slightly decrease the available output frequency.
- 3. The simplify the design,  $R_2$  can be set to a large value. 100 k $\Omega$  is a good choice. Decreasing  $R_2$  will slightly increase the available output frequency but will also increase the overshoot and undershoot on the input of the first buffer as shown in Application Curves. The input signal should never exceed the absolute maximum ratings of the device.
- 4. Use the equation  $f = 1/(2.2R_1C_1)$  to calculate the resistor and capacitor values for the desired frequency. Keep in mind the requirement that the value of  $R_1 << R_2$  for the equation to remain valid.
- 5. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in *Layout*.



## Typical Application (接下页)

- 6. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the CD74HCU04-Q1 to the receiving device.
- 7. Testing this circuit in a simulation tool can be helpful for building confidence in the design, but it is necessary to build a prototype to guarantee proper operation as many factors can impact the stability of this oscillator.
- 8. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

## 9.2.3 Application Curves






图 9. First stage input waveform with excessive overshoot and undershoot

图 10. First stage input waveform with marginal overshoot and undershoot




图 11. First stage input waveform for optimized circuit



## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in 812.

## 11 Layout

#### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

## 11.2 Layout Example




图 12. Example layout for the CD74HCU04-Q1



## 12 器件和文档支持

## 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档:

- 《在振荡器电路中使用 CMOS 非缓冲逆变器》
- 《HCMOS 设计注意事项》
- 《CMOS 功耗与 CPD 计算》
- 《使用逻辑器件进行设计》

## 12.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

## 12.3 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。 www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD74HCU04QPWRQ1	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJU04Q
CD74HCU04QPWRQ1.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HJU04Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD74HCU04-Q1:

Catalog: CD74HCU04

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Nov-2025

NOTE: Qualified Version Definitions:


 $_{\bullet}$  Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCU04QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD74HCU04QPWRQ1	TSSOP	PW	14	2000	353.0	353.0	32.0	



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月