PW PACKAGE (TOP VIEW)

AGND

V_{CC} 🛭 2

1Y0 🛮 3

1Y1 1Y2

GND

24

23

15

CLK

AV_{CC}

2Y3

□ v_{cc} 2G 14 13 **∏** FBIN

- Use CDCVF2509A as a Replacement for this Device
- **Designed to Meet PC SDRAM Registered DIMM Specification**
- **Spread Spectrum Clock Compatible**
- Operating Frequency 25 MHz to 125 MHz
- Phase Error Time Minus Jitter at 66 MHz to 100 MHz Is ±150 ps
- Jitter (peak peak) at 66 MHz to 100 MHz Is ±80 ps
- Jitter (cycle cycle) at 66 MHz to 100 MHz

- FBOU

 FBOU

description

The CDC2509B is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock drivers. They use a PLL to precisely a gr, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. They are so incall Cosigned for use with synchronous DRAMs. The CDC2509B operates at 3.3-V V_{CC}. They also provide integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509B does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509B requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

STRUMENTS

Copyright © 2001 - 2004, Texas Instruments Incorporated

description (continued)

The CDC2509B is characterized for operation from 0°C to 70°C.

For application information refer to application reports High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).

AOT SECONDIFICACIONAL SALVANOS AND TRECONNELLA SALVANOS AND TRACONNELLA functional block diagram 21 2Y0 20 2Y1 CLK _______ 17 2Y2 PLL 16 2Y3 FBIN -12 FBOUT AVCC **AVAILABLE OPTIONS**



SCAS613C - SEPTEMBER 1998 - REVISED DECEMBER 2004

	PACKAGE
TA	SMALL OUTLINE (PW)
0°C to 70°C	CDC2509BPWR

Terminal Functions

TERMINAL			DECORPORATION CANAL					
NAME	NO.	I/O	DESCRIPTION					
CLK	24	-	Clock input. CLK provides the clock signal to be distributed, with CDCs 19B and the CDC2510B clock drivers. CLK is used to provide the reference signal to the interacted PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stability don time is required for the PLL to phase lock the feedback signal to its reference signal.					
FBIN	13	I	Feedback input. FBIN provides the feedback small to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synch college CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.					
1G	11	I	Output bank enable. 1G is the output enable by autputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 4G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.					
2G	14	1	Output bank enable. 20 is 15 output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic lows, at2. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.					
FBOUT	12	0	Feedback output TBOUT's indicated for external feedback. It switches at the same frequency as CLK. When extendity wire (t) IBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated 1.5 \(\Omega \) ser as damping resistor.					
1Y (0:4)	3, 4, 5, 8, 9	0	Clock cutruts. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1C in ut. These patputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has a sintegrated 25- Ω series-damping resistor.					
2Y (0:3)	16, 17, 20, 21		clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2C in Ω . These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each of the third part of the control input. Each of the control input is an integrated 25- Ω series-damping resistor.					
AVCC	23	Pewer	Analog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.					
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.					
Vcc	2, 10, 15, 22	Power	Power supply					
GND	6, 7, 18, 19	Ground	Ground					



SCAS613C - SEPTEMBER 1998 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range:		AV _{CC} < V _{CC} +0.7 V -0.5 V to 4.6 V
Input voltage range, VI		
Voltage range applied t	o any output in the high or low state,	Co
V _O (see Notes 2 and	d 3)	0 5 V to V _{CC} + 0.5 V
Input clamp current. lik	· (V1 < 0)	
		±50 mA
Continuous output curre	ent, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current thro	ough each V _{CC} or GND	±100 mA
Maximum power dissipa	ation at $I_{\Delta} = 55^{\circ}C$ (in still air) (see No	te 4) 0.7 vv
Storage temperature ra	ange, T _{sta}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent dam to to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicate to der "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device relicoility.

- NOTES: 1. AV_{CC} must not exceed V_{CC}.
 - put clamp-current ratings are observed. 2. The input and output negative-voltage ratings may be exceeded in
 - 3. This value is limited to 4.6 V maximum.
 - This value is limited to 4.0 V maximum.
 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Consideration note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

recommended operating conditions (see

	MIN	MAX	UNIT
Supply voltage, V _{CC} , AV _{CC}	3	3.6	V
High-level input voltage, VIH	2		V
Low-level input voltage, V _{IL}		0.8	V
Input voltage, V _I	0	VCC	V
High-level output current, IOH		-12	mA
Low-level output current, IOL		12	mA
Operating free-air temperature TA	0	70	°C

or low to prevent them from floating. NOTE 5: Unused inputs m



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	V _{CC} , AV _{CC}	MIN	TYP†	MAX	UNIT
VIK	I _I = -18 mA		3 V			-1.2	V
	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2	-		
Voн	$I_{OH} = -12 \text{ mA}$		3 V	2.1	9		V
	$I_{OH} = -6 \text{ mA}$		3 V	2,4	7		
	I _{OL} = 100 μA		MIN to MAX	10.	7,	0.2	
VOL	I _{OL} = 12 mA		3 V			8.0	V
	I _{OL} = 6 mA		34			0.55	
lį	$V_I = V_{CC}$ or GND		3.6			±5	μΑ
I _{CC} ‡	$V_I = V_{CC}$ or GND,	$I_O = 0$, Outputs: low or high	3.6 V			10	μΑ
ΔlCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	33 V to 36 v			500	μΑ
C _i	$V_I = V_{CC}$ or GND	7	3.4		4		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		6	·	pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under roomended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		V	MIN	MAX	UNIT
fclk	Clock frequency		25	125	MHz
	Input clock duty cycle		40%	60%	
	Stabilization time§	9		1	ms

[§] Time required for the integrated PLL circuit to obtain these lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the which no characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L 30 pF (see Note 6 and Figures 1 and 2) $^{\parallel}$

PARAMETER	FROM TO			AV _{CC} = 0.165 V		V_{CC} , AV_{CC} = 3.3 V \pm 0.3 V			UNIT
	(INPUT)/CONDITION	(OUTPUT)	MIN	TYP	MAX	MIN	TYP	MAX	
tphase error, – jitter (see Notes 7 and 8, Figures 3, 4, and 5)	CLKIN↑ = 66 MHz to100 MHz	FBIN↑	-150		150	-200		200	ps
t _{sk(o)} #	Any Y or FBOUT	Any Y or FBOUT						200	ps
Jitter _(pk-pk) (see Figure 6)		Any Y or FBOUT				-80		80	
Jitter(cycle-cycle) (see Figure 6)	CLKIN = 66 MHz to 100 MHz	Any Y or FBOUT						100	ps
Duty cycle	F(CLKIN > 60 MHz)	Any Y or FBOUT				45%		55%	
t _r		Any Y or FBOUT		1.3	1.9	0.8		2.1	ns
tf		Any Y or FBOUT		1.7	2.5	1.2		2.7	ns

[¶] These parameters are not production tested.

- 7. This is considered as static phase error.
- 8. Phase error does not include jitter. The total phase error is -230 ps to 230 ps for the 5% V_{CC} range.




[‡] For ICC of AVCC, and ICC vs Frequency (see Figures 7 and 8).

[#]The t_{sk(O)} specification is only valid for equal loading of all outputs.

NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following character 00 MHz, $Z_O = 50 \Omega$, $t_r \le 1.2$ ns, $t_f \le 1.2$ ns.
- C. The outputs are measured one at a time with one transition per n





Figure 2. Phase Error and Skew Calculations



TYPICAL CHARACTERISTICS

PHASE ADJUSTMENT SLOPE AND PHASE ERROR

LUMPED FEEDBACK CAPACITANCE AT FBIN







Figure 4

NOTES: A. CLY = Lumped capacitive load at Y

B. CLF = Lumped feedback capacitance at FBIN



TYPICAL CHARACTERISTICS



NOTES: A. CLY = Lumped capacitive load at Y

B. CLF = Lumped feedback capacitance at FBIN



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CDC2509BPWR	NRND	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CK2509B
CDC2509BPWR.B	NRND	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	CK2509B

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC2509BPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2025




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	CDC2509BPWR	TSSOP	PW	24	2000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025