

带有可选展频时钟 (SSC) 的时钟缓冲器/时钟倍乘器

查询样品: CDCS503-Q1

特性

- 符合汽车应用要求
- 具有下列结果的 AEC-Q100 测试指南:
 - 器件温度 2 级
 - 40°C 至 105°C 环境温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
 - 器件充电器件模型 (CDM) ESD 分类等级 C3B
- 带有可选展频时钟 (SSC) 的易于使用的时钟生成器产品的一部分
- 带有可选输出频率和可选 SSC 的时钟倍乘器
- 通过两个外部引脚可控制 SSC
 - ±0%, ±0.5%, ±1%, ±2% 中心展频
- 可使用一个外部控制引脚来选择 x1 或者 x4 的频率倍乘
- 通过控制引脚进行输出禁用

- 单一 3.3V 器件电源
- 宽温度范围 -40°C 至 105°C
- 节省空间的 8 引脚薄型小外形尺寸 (TSSOP) 封装

应用范围

- 要求通过 SSC 和/或者时钟倍乘来减少电磁干扰 (EMI) 的车载应用





图 1. 方框图



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

说明

CDCS503-Q1 是一款带有可选频率倍乘的可展频、LVCMOS 输入时钟缓冲器。

它与 CDCS502 共用主要的功能性，但是它使用一个 LVCMOS 输入级而不是 CDCS502 所使用的晶振输入级，并且 CDCS503-Q1 有一个输出使能引脚。

此器件在输入上接受一个 3.3V LVCMOS 信号。

这个输入信号由一个锁相环路 (PLL) 处理，此环路的输出频率或者与输入频率相等或者被乘以因子 4。

PLL 还可通过三角调制将时钟信号以输出时钟频率为中心扩展 $\pm 0\%$ ， $\pm 0.5\%$ ， $\pm 1\%$ 或者 $\pm 2\%$ 。

这样，此器件可生成介于 8MHz 和 108MHz 之间带有或者不带有 SSC 的输出频率。

一个独立的控制引脚可被用于启用或者禁用输出。CDCS503-Q1 运行在一个 3.3V 环境中。

器件额定运行温度介于 -40°C 至 105°C 之间，并采用 8 引脚 TSSOP 封装。

表 1. 功能表

OE	FS	SSC_SEL 0	SSC_SEL 1	SSC 数量	$f_{\text{OUT}}/f_{\text{IN}}$	$f_{\text{in}}=27\text{MHz}$ 时的 f_{OUT}
0	x	x	x	x	x	三态
1	0	0	0	$\pm 0.00\%$	1	27MHz
1	0	0	1	$\pm 0.50\%$	1	27MHz
1	0	1	0	$\pm 1.00\%$	1	27MHz
1	0	1	1	$\pm 2.00\%$	1	27MHz
1	1	0	0	$\pm 0.00\%$	4	108MHz
1	1	0	1	$\pm 0.50\%$	4	108MHz
1	1	1	0	$\pm 1.00\%$	4	108MHz
1	1	1	1	$\pm 2.00\%$	4	108MHz



这些装置包含有限的内置 ESD 保护。

存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

DEVICE INFORMATION

PACKAGE

IN	1	8	VDD
SSC_SEL 0	2	7	OE
SSC_SEL 1	3	6	OUT
GND	4	5	FS

PIN FUNCTIONS

SIGNAL	PIN	TYPE	DESCRIPTION
IN	1	I	LVC MOS clock input
OUT	6	O	LVC MOS clock output
SSC_SEL 0, 1	2, 3	I	Spread selection pins, internal pullup
OE	7	I	Output enable, internal pullup
FS	5	I	Frequency multiplication selection, internal pullup
VDD	8	Power	3.3-V power supply
GND	4	Ground	Ground

ORDERING INFORMATION

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 105°C	TSSOP 2000	CDCS503TPWRQ1	CS503Q

PACKAGE THERMAL RESISTANCE FOR TSSOP (PW) PACKAGE

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PW 8-PIN TSSOP				THERMAL AIRFLOW (CFM)				UNIT
				0	150	250	500	
R _{θJA}	High K			149	142	138	132	°C/W
	Low K			230	185	170	150	
R _{θJC}	High K	65						°C/W
	Low K	69						

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		CDCS503TPWRQ1	UNIT
		PW (8 PINS)	
θ _{JA}	Junction-to-ambient thermal resistance	179.9	°C/W
θ _{JCTop}	Junction-to-case (top) thermal resistance	64.9	
θ _{JB}	Junction-to-board thermal resistance	108.7	
ψ _{JT}	Junction-to-top characterization parameter	9	
ψ _{JB}	Junction-to-board characterization parameter	107	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

(1) 有关传统和全新热度的更多信息，请参阅 IC 封装热量度 应用报告（文献号：SPRA953）。

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
V_{DD}	Supply voltage range	–0.5 to 4.6	V
V_{IN}	Input voltage range	–0.5 to 4.6	V
V_{out}	Output voltage range	–0.5 to 4.6	V
I_{IN}	Input current ($V_I < 0$, $V_I > V_{DD}$)	20	mA
I_{out}	Continuous output current	50	mA
T_{ST}	Storage temperature range	–65 to 150	°C
T_J	Maximum junction temperature	125	°C
ESD Rating	Human-body model (HBM) AEC-Q100 classification level H2	1.5	kV
	Charged-device model (CDM) AEC-Q100 classification level C3B	750	V

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage		3		3.6	V
f _{IN}	Input frequency	FS = 0	8		32	MHz
		FS = 1	8		27	
V _{IL}	Low-level input voltage LVCMOS				0.3 V _{DD}	V
V _{IH}	High-level input voltage LVCMOS		0.7 V _{DD}			V
V _I	Input voltage threshold LVCMOS			0.5 V _{DD}		V
C _L	Output load test LVCMOS				15	pF
I _{OH} /I _{OL}	Output current				±12	mA
T _A	Operating free-air temperature		–40		105	°C

DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DD}	f _{out} = 20 MHz; FS = 0, no SSC		19		mA
	f _{out} = 70 MHz; FS = 1, SSC = 2%		22		
f _{OUT}	FS = 0	8		32	MHz
	FS = 1	32		108	
I _{IH}	V _I = V _{DD} ; V _{DD} = 3.6 V			10	μA
I _{IL}	V _I = 0 V; V _{DD} = 3.6 V			–10	μA
V _{OH}	I _{OH} = – 0.1 mA	2.9			V
	I _{OH} = – 8 mA	2.4			
	I _{OH} = – 12 mA	2.2			
V _{OL}	I _{OL} = 0.1 mA			0.1	V
	I _{OL} = 8 mA			0.5	
	I _{OL} = 12 mA			0.8	
I _{OZ}	OE = Low	–2		2	μA
t _{JIT(C-C)}	f _{out} = 108 MHz; FS = 1, SSC = 1%, 10000 Cycles		110		ps
t _r /t _f	20%–80%		0.75		ns
O _{dc}		45%		55%	
f _{MOD}			30		kHz

(1) Measured with Test Load, see [Figure 3](#).

(2) Not production tested.




Figure 2. I_{DD} vs Input Frequency, $V_{CC} = 3.3\text{ V}$, $SSC = 2\%$, Output Loaded With Test Load

APPLICATION INFORMATION

SSC MODULATION

The exact implementation of the SSC modulation plays a vital role for the EMI reduction. The CDCS503-Q1 device uses a triangular modulation scheme implemented in a way that the modulation frequency depends on the VCO frequency of the internal PLL and the spread amount is independent from the VCO frequency.

The modulation frequency can be calculated by using one of the below formulas chosen by frequency multiplication mode.

$$FS = 0: f_{mod} = f_{IN} / 708$$

$$FS = 1: f_{mod} = f_{IN} / 620$$

PARAMETER MEASUREMENT INFORMATION




Figure 3. Test Load

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Load for 50-Ω Board Environment

REVISION HISTORY

Changes from Revision A (June 2012) to Revision B	Page
• 在 FAD 中将符合 AEC Q100 标准改为了 AEC Q100 测试指南	1

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CDCS503TPWRQ1	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CS503Q
CDCS503TPWRQ1.B	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CS503Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF CDCS503-Q1 :

- Catalog : [CDCS503](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCS503TPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCS503TPWRQ1	TSSOP	PW	8	2000	353.0	353.0	32.0


PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4221848/A 02/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

EXAMPLE BOARD LAYOUT



PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月