

www.ti.com.cn ZHCS816A – MARCH 2012

200MHz 通用时钟缓冲器、符合外设组件互连扩展 (PCI-X) 标准


查询样品: CDCV304-EP

特性

- 通用且 PCI-X 1:4 时钟缓冲器
- 运行频率
 - 0 MHz 至 200 MHz 通用
- 低输出偏斜: <100 ps
- 分配一个时钟输入至一组四个输出
- 当输出使能引脚 (OE) 为低电平时,驱动输出的输出使能控制为低电平
- 由 3.3-V 或者 2.5-V 单电源供电运行
- 符合 PCI-X 标准
- 8-引脚薄型小尺寸 (TSSOP) 封装

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 可在 -40°C/105°C 的温度范围内工作(1)
- 产品生命周期有所延长
- 拓展的产品变更通知
- 产品可追溯性



(1) 可定制工作温度范围

说明

CDCV304 是一款高性能、低偏斜、通用 PCI-X 兼容型时钟缓冲器。 它分配一个输入时钟信号 (CLKIN) 至输出时钟 (1Y[0:3])。 它专为与 PCI-X 应用一起使用而设计。 CDCV304 运行在 3.3 V 和 2.5 V 电源电压上,因此此器件与 3.3-V PCI-X 规范兼容。

CDCV304 额定运行温度介于 -40°C 至 105°C 之间。




表 1. 功能表

输	输出		
CLKIN	1Y[0:3]		
L	L	L	
Н	L	L	
L	Н	L	
Н	Н	Н	

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ZHCS816A – MARCH 2012 www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 2. ORDERING INFORMATION(1)

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER	
-40°C to 105°C	TSSOP - PW	CDCV304TPWREP	C304T	V62/12618-01XE	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

TERMINAL FUNCTIONS

	TERMINAL	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
1Y[0:3]	3, 5, 7, 8	0	Buffered output clocks
CLKIN	1	I	Input reference frequency
GND	4	Power	Ground
OE	2	I	Output enable control
V_{DD}	6	Power	Supply

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

	UNIT
Supply voltage range, V _{DD}	−0.5 V to 4.3 V
Input voltage range, V _I (2) (3)	-0.5 V to V _{DD} + 0.5 V
Output voltage range, V _O ^{(2) (3)}	-0.5 V to V _{DD} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	±50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±50 mA
Continuous total output current, I _O (V _O = 0 to V _{DD})	±50 mA
Storage temperature range T _{stq}	−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ This value is limited to 4.6 V maximum.



www.ti.com.cn ZHCS816A – MARCH 2012

THERMAL INFORMATION

		CDCV304	
	THERMAL METRIC ⁽¹⁾	PW	UNITS
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	175.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	61.8	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	104.3	°C/W
ΨЈТ	Junction-to-top characterization parameter (5)	7.7	
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	102.6	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).

RECOMMENDED OPERATING CONDITIONS

·	·	MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		2.3		3.6	V
Low-level input voltage, V _{IL}				0.3 x V _{DD}	V
High-level input voltage, V _{IH}		0.7 x V _{DD}	ı		V
Input voltage, V _I		C		V_{DD}	V
High-level output current, I _{OH}	V _{DD} = 2.5 V			-12	A
	$V_{DD} = 3.3 \text{ V}$			-24	mA
Low lovel output ourrent I	V _{DD} = 2.5 V			12	∞ ^
Low-level output current, I _{OL}	V _{DD} = 3.3 V			24	mA
Operating free-air temperature, T _A –40 1		105	°C		

TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{clk}	Clock frequency			0		200	MHz

ZHCS816A – MARCH 2012 www.ti.com.cn

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS			MAX	UNIT
V_{IK}	Input voltage	$V_{DD} = 3 V$,	I _I = -18 mA			-1.2	V
		V_{DD} = min to max,	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 0.3$			
\ /	High level output voltage	$V_{DD} = 2.3 V$,	$I_{OH} = -8 \text{ mA}$	1.78			V
V _{OH}	High-level output voltage	$V_{DD} = 3 V$,	$I_{OH} = -24 \text{ mA}$	1.90			V
		$V_{DD} = 3 V$,	$I_{OH} = -12 \text{ mA}$	2.30			
		$V_{DD} = 2.3 V$,	$I_{OL} = 8 \text{ mA}$			0.51	
\/	Low lovel output voltage	V_{DD} = min to max,	$I_{OL} = 1 \text{ mA}$			0.20	V
V _{OL}	Low-level output voltage	$V_{DD} = 3 V$,	$I_{OL} = 24 \text{ mA}$			0.84	
		$V_{DD} = 3 V$,	I _{OL} = 12 mA			0.60	
	High level cutout current	V _{DD} = 3 V,	V _O = 1 V	-45			A
I _{OH}	High-level output current	$V_{DD} = 3.3 V$,	$V_0 = 1.65 \text{ V}$		-55		mA
	Low lovel output ourrent	$V_{DD} = 3 V$,	V _O = 2 V	54			A
l _{OL}	Low-level output current	$V_{DD} = 3.3 \text{ V},$	V _O = 1.65 V		70		mA
I	Input current	$V_I = V_O \text{ or } V_{DD}$				±5	μΑ
	Divisional accompany	f = 67 MHz,	V _{DD} = 2.7 V			28	A
I _{DD}	Dynamic current, see	f = 67 MHz,	V _{DD} = 3.6 V			37	mA
Cı	Input capacitance	$V_{DD} = 3.3 \text{ V},$	$V_I = 0 \text{ V or } V_{DD}$		3		pF
Co	Output capacitance	$V_{DD} = 3.3 \text{ V},$	$V_I = 0 \text{ V or } V_{DD}$		3.2		pF

⁽¹⁾ All typical values are with respect to nominal V_{DD} and T_A = 25°C.



www.ti.com.cn ZHCS816A - MARCH 2012

SWITCHING CHARACTERISTICS

 V_{DD} = 2.5 V ± 10%, C_L = 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Low-to-high propagation delay	See Figure 1 and Figure 2	2	2.9	4.5	20
t _{PHL}	High-to-low propagation delay	See Figure 1 and Figure 2	2	3	4.5	ns
t _{sk(o)}	Output skew ⁽²⁾	See Figure 3		50	150	ps
t _r	Output rise slew rate ⁽³⁾		1	2.2	4	V/ns
t _f	Output fall slew rate (3)		1	2.2	4	V/ns

All typical values are with respect to nominal V_{DD} . The $t_{sk(o)}$ specification is only valid for equal loading of all outputs and T_A = -40°C to 85°C. This symbol is according to PCI-X terminology.

SWITCHING CHARACTERISTICS

 V_{DD} = 3.3 V ± 10%, C_L = 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Low-to-high propagation delay	Con Figure 4 and Figure 2	1.8	2.4	3.8	
t _{PHL}	High-to-low propagation delay	See Figure 1 and Figure 2	1.8	2.5	3.8	ns
t _{sk(o)}	Output skew ⁽²⁾			50	100	ps
	Additive phase litter from input to cutout 1VO	12 kHz to 5 MHz, f _{out} = 30.72 MHz		63		fo more
t _{jitter}	Additive phase jitter from input to output 1Y0	12 kHz to 20 MHz, f _{out} = 125 MHz		56		fs rms
t _{sk(p)}	Pulse skew	$V_{IH} = V_{DD}$, $V_{IL} = 0 V$		180		ps
t _{sk(pr)}	Process skew			0.2		ns
t _{sk(pp)}	Part-to-part skew			0.25		ns
	Clash high times and Figure 4	66 MHz	6			
t _{high}	Clock high time, see Figure 4	140 MHz	2.2			ns
	Clark law times and Figure 4	66 MHz	6			
t _{low}	Clock low time, see Figure 4	140 MHz	3			ns
t _r	Output rise slew rate ⁽³⁾		1	2.7	4	V/ns
t _f	Output fall slew rate (3)		1	2.7	4	V/ns

(1) All typical values are with respect to nominal V_{DD}.
 (2) The t_{sk(o)} specification is only valid for equal loading of all outputs and and T_A = -40°C to 85°C.
 (3) This symbol is according to PCI-X terminology.

ZHCS816A – MARCH 2012 www.ti.com.cn

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Load Circuit




Figure 2. Voltage Waveforms Propagation Delay (tpd) Measurements





Figure 3. Output Skew

PARAMETER	VALUE	UNIT
V _{IH(Min)}	0.5 V _{DD}	V
V _{IL(Max)}	0.35 V _{DD}	V
V _{test}	$0.4~\mathrm{V_{DD}}$	V




A. All parameters in Figure 4 are according to PCI-X 1.0 specifications.

Figure 4. Clock Waveform




www.ti.com.cn





LOW-LEVEL OUTPUT VOLTAGE vs



www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CDCV304TPWREP	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T
CDCV304TPWREP.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T
V62/12618-01XE	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCV304-EP:

Catalog : CDCV304

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


NOTE: Qualified Version Definitions:


 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	CDCV304TPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV304TPWREP	TSSOP	PW	8	2000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月