

- **Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications**
- **Spread Spectrum Clock Compatible**
- **Operating Frequency: 60 to 180 MHz**
- **Low Jitter (cyc–cyc):  $\pm 50$  ps**
- **Distributes One Differential Clock Input to Ten Differential Outputs**
- **Three-State Outputs When the Input Differential Clocks Are  $< 20$  MHz**
- **Operates From Dual 2.5-V Supplies**
- **Available in a 48-Pin TSSOP Package or 56-Ball MicroStar Junior™ BGA Package**
- **Consumes  $< 200$ - $\mu$ A Quiescent Current**
- **External Feedback PIN (FBIN,  $\overline{\text{FBIN}}$ ) Are Used to Synchronize the Outputs to the Input Clocks**

### description

The CDCV857A is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK,  $\overline{\text{CLK}}$ ) to ten differential pairs of clock outputs (Y[0:9],  $\overline{\text{Y}}[0:9]$ ) and one differential pair of feedback clock output (FBOU,  $\overline{\text{FBOU}}$ ). The clock outputs are controlled by the clock inputs (CLK,  $\overline{\text{CLK}}$ ), the feedback clocks (FBIN,  $\overline{\text{FBIN}}$ ), and the analog power input (AV<sub>DD</sub>). When  $\overline{\text{PWRDWN}}$  is high, the outputs switch in phase and frequency with CLK. When  $\overline{\text{PWRDWN}}$  is low, all outputs are disabled to high impedance state (3-state), and the PLL is shut down (low power mode). The device also enters this low power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit will detect the low frequency condition and after applying a  $> 20$  MHz input signal this detection circuit turns on the PLL again and enables the outputs.

When AV<sub>DD</sub> is strapped low, the PLL is turned off and bypassed for test purposes. The CDCV857A is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV857A is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857A is characterized for operation from 0°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MicroStar Junior is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

CDCV857A  
2.5-V PHASE LOCK LOOP CLOCK DRIVER


SCAS667A – APRIL 2001 – REVISED AUGUST 2002



**FUNCTION TABLE**  
**(Select Functions)**

| INPUTS           |        |         |         | OUTPUTS |        |       |       | PLL          |
|------------------|--------|---------|---------|---------|--------|-------|-------|--------------|
| AV <sub>DD</sub> | PWRDWN | CLK     | CLK     | Y[0:9]  | Y[0:9] | FBOUT | FBOUT |              |
| GND              | H      | L       | H       | L       | H      | L     | H     | Bypassed/Off |
| GND              | H      | H       | L       | H       | L      | H     | L     | Bypassed/Off |
| X                | L      | L       | H       | Z       | Z      | Z     | Z     | Off          |
| X                | L      | H       | L       | Z       | Z      | Z     | Z     | Off          |
| 2.5 V (nom)      | H      | L       | H       | L       | H      | L     | H     | On           |
| 2.5 V (nom)      | H      | H       | L       | H       | L      | H     | L     | On           |
| 2.5 V (nom)      | X      | <20 MHz | <20 MHz | Z       | Z      | Z     | Z     | Off          |

**functional block diagram**



# CDCV857A

## 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS667A – APRIL 2001 – REVISED AUGUST 2002

### Terminal Functions

| TERMINAL                       |                                               |                                                    |   | DESCRIPTION                                                    |
|--------------------------------|-----------------------------------------------|----------------------------------------------------|---|----------------------------------------------------------------|
| NAME                           | DGG                                           | GQL                                                |   |                                                                |
| AGND                           | 17                                            | H1                                                 |   | Ground for 2.5-V analog supply                                 |
| AVDD                           | 16                                            | G2                                                 |   | 2.5-V Analog supply                                            |
| CLK, $\overline{\text{CLK}}$   | 13, 14                                        | F1, F2                                             | I | Differential clock input                                       |
| FBIN, $\overline{\text{FBIN}}$ | 35, 36                                        | F5, F6                                             | I | Feedback differential clock input                              |
| FBOU, $\overline{\text{FBOU}}$ | 32, 33                                        | H6, G5                                             | O | Feedback differential clock output                             |
| GND                            | 1, 7, 8, 18,<br>24, 25, 31,<br>41, 42, 48     | A3, A4,<br>C1, C2,<br>C5, C6,<br>H2, H5,<br>K3, K4 |   | Ground                                                         |
| $\overline{\text{PWRDWN}}$     | 37                                            | E6                                                 | I | Output enable for Y and $\overline{\text{Y}}$                  |
| VDDQ                           | 4, 11, 12,<br>15, 21, 28,<br>34, 38, 45       | B3, B4,<br>E1, E2,<br>E5, G1,<br>G6, J3, J4        |   | 2.5-V Supply                                                   |
| Y[0:9]                         | 3, 5, 10,<br>20, 22, 27,<br>29, 39, 44,<br>46 | A1, B2,<br>D1, J2,<br>K1, A6,<br>B5, D6,<br>J5, K6 | O | Buffered output copies of input clock, CLK                     |
| $\overline{\text{Y}}[0:9]$     | 2, 6, 9, 19,<br>23, 26, 30,<br>40, 43, 47     | A2, B1,<br>D2, J1,<br>K2, A5,<br>B6, D5,<br>J6, K5 | O | Buffered output copies of input clock, $\overline{\text{CLK}}$ |

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

|                                                                    |                      |
|--------------------------------------------------------------------|----------------------|
| Supply voltage range, VDDQ, AVDD                                   | 0.5 V to 3.6 V       |
| Input voltage range, VI (see Notes 1 and 2)                        | -0.5 V to VDDQ 0.5 V |
| Output voltage range, VO (see Notes 1 and 2)                       | -0.5 V to VDDQ 0.5 V |
| Input clamp current, IIK (VI < 0 or VI > VDDQ)                     | ±50 mA               |
| Output clamp current, IOK (VO < 0 or VO > VDDQ)                    | ±50 mA               |
| Continuous output current, IO (VO = 0 to VDDQ)                     | ±50 mA               |
| Continuous current to GND or VDDQ                                  | ±100 mA              |
| Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package | 89°C/W               |
| GQL package                                                        | 137.6°C/W            |
| Storage temperature range Tstg                                     | -65°C to 150°C       |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 3.6 V maximum.  
3. The package thermal impedance is calculated in accordance with JESD 51.



# CDCV857A

## 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS667A – APRIL 2001 – REVISED AUGUST 2002

### recommended operating conditions (see Note 4)

|                                                                     |                                                               |           |  | MIN                        | TYP                    | MAX                       | UNIT |
|---------------------------------------------------------------------|---------------------------------------------------------------|-----------|--|----------------------------|------------------------|---------------------------|------|
| Supply voltage, V <sub>DDQ</sub> , AV <sub>DD</sub>                 |                                                               |           |  | 2.3                        |                        | 2.7                       | V    |
| Low level input voltage, V <sub>IL</sub>                            | CLK, $\overline{\text{CLK}}$ , FBIN, $\overline{\text{FBIN}}$ |           |  | V <sub>DDQ</sub> /2 – 0.18 |                        |                           | V    |
|                                                                     | PWRDWN                                                        |           |  | –0.3                       | 0.7                    |                           |      |
| High level input voltage, V <sub>IH</sub>                           | CLK, $\overline{\text{CLK}}$ , FBIN, $\overline{\text{FBIN}}$ |           |  | V <sub>DDQ</sub> /2 + 0.18 |                        |                           | V    |
|                                                                     | PWRDWN                                                        |           |  | 1.7                        | V <sub>DDQ</sub> + 0.3 |                           |      |
| DC input signal voltage (see Note 5)                                |                                                               |           |  | –0.3                       |                        | V <sub>DDQ</sub>          | V    |
| Differential input signal voltage, V <sub>ID</sub> (see Note 6)     | DC                                                            | CLK, FBIN |  | 0.36                       |                        | V <sub>DDQ</sub> + 0.6    | V    |
|                                                                     | AC                                                            | CLK, FBIN |  | 0.7                        |                        | V <sub>DDQ</sub> + 0.6    |      |
| Output differential cross-voltage, V <sub>OX</sub> (see Note 7)     |                                                               |           |  | V <sub>DDQ</sub> /2 – 0.2  | V <sub>DDQ</sub> /2    | V <sub>DDQ</sub> /2 + 0.2 | V    |
| Input differential pair cross-voltage, V <sub>IX</sub> (see Note 7) |                                                               |           |  | V <sub>DDQ</sub> /2 – 0.2  |                        | V <sub>DDQ</sub> /2 + 0.2 | V    |
| High-level output current, I <sub>OH</sub>                          |                                                               |           |  |                            |                        | –12                       | mA   |
| Low-level output current, I <sub>OL</sub>                           |                                                               |           |  |                            |                        | 12                        | mA   |
| Input slew rate, SR                                                 |                                                               |           |  | 1                          |                        | 4                         | V/ns |
| Operating free-air temperature, T <sub>A</sub>                      |                                                               |           |  | 0                          |                        | 85                        | °C   |

- NOTES:
- Unused inputs must be held high or low to prevent them from floating.
  - DC input signal voltage specifies the allowable dc execution of differential input.
  - Differential input signal voltage specifies the differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the true input level and  $V_{CP}$  is the complementary input level.
  - Differential cross-point voltage is expected to track variations of  $V_{CC}$  and is the voltage at which the differential signals must be crossing.



# CDCV857A

## 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS667A – APRIL 2001 – REVISED AUGUST 2002

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER         |                                                           |                                                       | TEST CONDITIONS                                                                                                     |                                         | MIN                       | TYP <sup>†</sup>    | MAX                       | UNIT |
|-------------------|-----------------------------------------------------------|-------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|-----------------------------------------|---------------------------|---------------------|---------------------------|------|
| V <sub>IK</sub>   | Input voltage                                             | All inputs                                            | V <sub>DDQ</sub> = 2.3 V, I <sub>I</sub> = -18 mA                                                                   |                                         |                           |                     | -1.2                      | V    |
| V <sub>OH</sub>   | High-level output voltage                                 |                                                       | V <sub>DDQ</sub> = min to max, I <sub>OH</sub> = -1 mA                                                              |                                         | V <sub>DDQ</sub> - 0.1    |                     |                           | V    |
|                   |                                                           |                                                       | V <sub>DDQ</sub> = 2.3 V, I <sub>OH</sub> = -12 mA                                                                  |                                         | 1.7                       |                     |                           |      |
| V <sub>OL</sub>   | Low-level output voltage                                  |                                                       | V <sub>DDQ</sub> = min to max, I <sub>OL</sub> = 1 mA                                                               |                                         |                           |                     | 0.1                       | V    |
|                   |                                                           |                                                       | V <sub>DDQ</sub> = 2.3 V, I <sub>OL</sub> = 12 mA                                                                   |                                         |                           |                     | 0.6                       |      |
| I <sub>OH</sub>   | High-level output current                                 |                                                       | V <sub>DDQ</sub> = 2.3 V, V <sub>O</sub> = 1 V                                                                      |                                         | -18                       | -32                 |                           | mA   |
| I <sub>OL</sub>   | Low-level output current                                  |                                                       | V <sub>DDQ</sub> = 2.3 V, V <sub>O</sub> = 1.2 V                                                                    |                                         | 26                        | 35                  |                           | mA   |
| V <sub>O</sub>    | Output voltage swing                                      | Differential outputs are terminated with 120 Ω        |                                                                                                                     |                                         | 1.1                       |                     | V <sub>DDQ</sub> - 0.4    | V    |
| V <sub>OX</sub>   | Output differential cross-voltage <sup>§</sup>            |                                                       |                                                                                                                     |                                         | V <sub>DDQ</sub> /2 - 0.2 | V <sub>DDQ</sub> /2 | V <sub>DDQ</sub> /2 + 0.2 |      |
| I <sub>I</sub>    | Input current                                             |                                                       | V <sub>DDQ</sub> = 2.7 V, V <sub>I</sub> = 0 V to 2.7 V                                                             |                                         |                           |                     | ±10                       | μA   |
| I <sub>OZ</sub>   | High-impedance-state output current                       |                                                       | V <sub>DDQ</sub> = 2.7 V, V <sub>O</sub> = V <sub>DDQ</sub> or GND                                                  |                                         |                           |                     | ±10                       | μA   |
| I <sub>DDPD</sub> | Power down current on V <sub>DDQ</sub> + AV <sub>DD</sub> |                                                       | CLK and $\overline{\text{CLK}}$ = 0 MHz; $\overline{\text{PWRDWN}}$ = Low; Σ of I <sub>DD</sub> and A <sub>DD</sub> |                                         |                           | 100                 | 200                       | μA   |
| I <sub>DD</sub>   | Dynamic current on V <sub>DDQ</sub>                       | Differential outputs terminated with 120 Ω/CL = 14 pF | f <sub>O</sub> = 180 MHz                                                                                            |                                         |                           | 275                 | 330                       | mA   |
|                   |                                                           |                                                       | f <sub>O</sub> = 167 MHz                                                                                            |                                         |                           | 250                 | 300                       |      |
|                   |                                                           | Differential outputs terminated with 120 Ω/CL = 0 pF  | f <sub>O</sub> = 180 MHz                                                                                            |                                         |                           | 225                 | 275                       |      |
|                   |                                                           |                                                       | f <sub>O</sub> = 167 MHz                                                                                            |                                         |                           | 210                 | 250                       |      |
| A <sub>DD</sub>   | Supply current on AV <sub>DD</sub>                        | f <sub>O</sub> = 180 MHz                              |                                                                                                                     |                                         | 10                        | 12                  |                           | mA   |
|                   |                                                           | f <sub>O</sub> = 167 MHz                              |                                                                                                                     |                                         | 8                         | 10                  |                           |      |
| C <sub>I</sub>    | Input capacitance                                         |                                                       | V <sub>CC</sub> = 2.5 V                                                                                             | V <sub>I</sub> = V <sub>CC</sub> or GND | 2                         | 2.5                 | 3                         | pF   |
| C <sub>O</sub>    | Output capacitance                                        |                                                       | V <sub>CC</sub> = 2.5 V                                                                                             | V <sub>O</sub> = V <sub>CC</sub> or GND | 2.5                       | 3                   | 3.5                       | pF   |

<sup>†</sup> All typical values are at respective nominal V<sub>DDQ</sub>.

<sup>‡</sup> The value of V<sub>OC</sub> is expected to be |V<sub>TR</sub> + V<sub>CP</sub>|/2. In case of each clock directly terminated by a 120-Ω resistor, where V<sub>TR</sub> is the true input signal voltage and V<sub>CP</sub> is the complementary input signal voltage.

<sup>§</sup> Differential cross-point voltage is expected to track variations of V<sub>DDQ</sub> and is the voltage at which the differential signals must be crossing.

### timing requirements over recommended ranges of supply voltage and operating free-air temperature

|                  |                                               | MIN | MAX | UNIT |
|------------------|-----------------------------------------------|-----|-----|------|
| f <sub>CLK</sub> | Operating clock frequency                     | 60  | 180 | MHz  |
|                  | Application clock frequency                   |     |     |      |
|                  | Input clock duty cycle                        | 40% | 60% |      |
|                  | Stabilization time <sup>¶</sup> (PLL mode)    |     | 10  | μs   |
|                  | Stabilization time <sup>¶</sup> (Bypass mode) |     | 30  | ns   |

<sup>¶</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

## switching characteristics

| PARAMETER               |                                                              | TEST CONDITIONS             | MIN         | TYP <sup>†</sup> | MAX | UNIT |
|-------------------------|--------------------------------------------------------------|-----------------------------|-------------|------------------|-----|------|
| $t_{PLH}^{\ddagger}$    | Low to high level propagation delay time                     | Test mode/CLK to any output |             | 4.5              |     | ns   |
| $t_{PHL}^{\ddagger}$    | High-to low level propagation delay time                     | Test mode/CLK to any output |             | 4.5              |     | ns   |
| $t_{jit(per)}^{\S}$     | Jitter (period), See Figure 6                                | 66 MHz                      | –55         |                  | 55  | ps   |
|                         |                                                              | 100/133/167/180 MHz         | –35         |                  | 35  | ps   |
| $t_{jit(cc)}^{\S}$      | Jitter (cycle-to-cycle), See Figure 3                        | 66 MHz                      | –60         |                  | 60  | ps   |
|                         |                                                              | 100/133/167/180 MHz         | –50         |                  | 50  |      |
| $t_{jit(hper)}^{\S}$    | Half-period jitter, See Figure 7                             | 66 MHz                      | –100        |                  | 100 | ps   |
|                         |                                                              | 100/133/167/180 MHz         | –75         |                  | 75  |      |
| $t_{slr(i)}$            | Input clock slew rate, See Figure 8                          |                             | 1           |                  | 4   | V/ns |
| $t_{slr(o)}$            | Output clock slew rate, See Figure 8                         |                             | 1           |                  | 2   | V/ns |
| $t_{d(\emptyset)}^{\S}$ | Dynamic phase offset (this includes jitter), See Figure 4(b) | SSC off                     | 66 MHz      | –180             | 180 | ps   |
|                         |                                                              |                             | 100/133 MHz | –130             | 130 |      |
|                         |                                                              |                             | 167/180 MHz | –90              | 90  |      |
|                         |                                                              | SSC on                      | 66 MHz      | –230             | 230 |      |
|                         |                                                              |                             | 100/133 MHz | –170             | 170 |      |
|                         |                                                              |                             | 167/180 MHz | –100             | 100 |      |
| $t_{(\emptyset)}$       | Static phase offset, See Figure 4(a)                         | 66 MHz                      | –150        |                  | 150 | ps   |
|                         |                                                              | 100/133/167/180 MHz         | –100        |                  | 100 |      |
| $t_{sk(o)}^{\P}$        | Output skew, See Figure 5                                    |                             |             |                  | 75  | ps   |
| $t_r, t_f$              | Output rise and fall times (20% – 80%)                       | Load: 120 $\Omega$ /14 pF   | 650         |                  | 900 | ps   |

<sup>†</sup> All typical values are at a respective nominal  $V_{DDQ}$ .

<sup>‡</sup> Refers to transition of noninverting output.

<sup>§</sup> This parameter is assured by design but can not be 100% production tested.

<sup>¶</sup> All differential output pins are terminated with 120  $\Omega$ /14 pF.

# CDCV857A

## 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS667A – APRIL 2001 – REVISED AUGUST 2002

### PARAMETER MEASUREMENT INFORMATION





Figure 1. IBIS Model Output Load (used for slew rate measurement)



NOTE:  $V_{(TT)} = \text{GND}$

Figure 2. Output Load Test Circuit




Figure 3. Cycle-to-Cycle Jitter



### PARAMETER MEASUREMENT INFORMATION




Figure 4. Phase Offset




Figure 5. Output Skew

# CDCV857A

## 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS667A – APRIL 2001 – REVISED AUGUST 2002

### PARAMETER MEASUREMENT INFORMATION




Figure 6. Period Jitter




Figure 7. Half-Period Jitter



Figure 8. Input and Output Slew Rates

PACKAGING INFORMATION

| Orderable part number | Status<br>(1) | Material type<br>(2) | Package   Pins   | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| CDCV857ADGG           | NRND          | Production           | TSSOP (DGG)   48 | 40   TUBE             | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | 0 to 85      | CDCV857A            |
| CDCV857ADGGG4         | NRND          | Production           | TSSOP (DGG)   48 | 40   TUBE             | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | 0 to 85      | CDCV857A            |
| CDCV857ADGGR          | NRND          | Production           | TSSOP (DGG)   48 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | 0 to 85      | CDCV857A            |

- (1) **Status:** For more details on status, see our [product life cycle](#).
- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CDCV857ADGGR | TSSOP        | DGG             | 48   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CDCV857ADGGR | TSSOP        | DGG             | 48   | 2000 | 356.0       | 356.0      | 45.0        |

## TUBE



\*All dimensions are nominal

| Device        | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CDCV857ADGG   | DGG          | TSSOP        | 48   | 40  | 530    | 11.89  | 3600   | 4.9    |
| CDCV857ADGGG4 | DGG          | TSSOP        | 48   | 40  | 530    | 11.89  | 3600   | 4.9    |

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025