

# DP83TC813x-Q1 符合 TC-10 标准的小尺寸 100BASE-T1 汽车以太网 PHY

## 1 特性

- 符合 Open Alliance 和 IEEE 802.3bw 100BASE-T1 标准
  - 借助集成式 LPF 满足 IV 级排放标准
  - 符合 TC-10 标准且休眠电流  $< 20 \mu A$
- 外形小巧：28 引脚 VQFN (5mm x 4mm)
- 符合 SAE J2962-3 EMC 标准
- 可配置的 I/O 电压：3.3V、2.5V 和 1.8V
- MAC 接口：MII、RMII、RGMII 和 SGMII
- MAC 接口引脚可选独立电压轨 (3.3V、2.5V、1.8V)
- 符合面向汽车应用的 AEC-Q100 标准：
  - 温度等级 1:  $-40^{\circ}C$  至  $+125^{\circ}C$  的工作环境温度范围
  - 面向引脚 19 和 20 的  $\pm 8kV$  HBM ESD
  - 引脚 19 和 20 的 IEC61000-4-2 ESD 分级等级为 4:  $\pm 8kV$  接触放电
- 支持 IEEE 1588 SFD
- 符合 TSN 标准，支持 802.3br 帧抢占
- 低有功功率运行： $< 230mW$
- 诊断工具套件
  - 信号质量指示 (SQI)
  - 时域反射 (TDR)
  - 静电放电传感器
  - 电压传感器
  - PRBS 内置自检
  - 环回
- VQFN，可湿侧面封装

## 2 应用

- ADAS
- 网关和车身控制
- 远程信息处理

## 3 说明


DP83TC813-Q1 器件是一款符合 IEEE 802.3bw 标准的汽车 PHYTER™ 以太网物理层收发器，可使用非屏蔽双绞线电缆。PHY 支持 TC10 睡眠和唤醒功能。它提供通过单一屏蔽双绞线电缆发送和接收数据所需的所有物理层功能。该器件具有 xMII 灵活性，支持标准 MII、RMII、RGMII 和 SGMII MAC 接口。PHY 还在 MDI 侧集成了低通滤波器，从而减少排放。

该器件包含诊断工具套件，从而提供广泛的实时监控工具、调试工具和测试模式。该工具套件中包含首款集成式静电放电 (ESD) 监控工具。它能够对 MDI 上的 ESD 事件进行计数，并且能够通过使用可编程中断提供实时监控。此外，DP83TC813-Q1 还包含一个假随机二进制制序列 (PRBS) 帧生成工具，该工具与内部环回完全兼容，能够在不使用 MAC 的情况下发送和接收数据。该器件采用  $5.00mm \times 4.00mm$ 、28 引脚 VQFN 可湿侧面封装。

器件信息

| 零件编号          | 封装 <sup>(1)</sup> | 封装尺寸 (标称值)             |
|---------------|-------------------|------------------------|
| DP83TC813S-Q1 | VQFN (28)         | $5.00mm \times 4.00mm$ |
| DP83TC813R-Q1 | VQFN (28)         | $5.00mm \times 4.00mm$ |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化版原理图



## Table of Contents

|                                                |           |                                                                  |            |
|------------------------------------------------|-----------|------------------------------------------------------------------|------------|
| <b>1 特性</b> .....                              | <b>1</b>  | 8.4 Device Functional Modes.....                                 | <b>45</b>  |
| <b>2 应用</b> .....                              | <b>1</b>  | 8.5 Programming.....                                             | <b>59</b>  |
| <b>3 说明</b> .....                              | <b>1</b>  | 8.6 Register Maps.....                                           | <b>63</b>  |
| <b>4 Revision History</b> .....                | <b>2</b>  | <b>9 Application and Implementation</b> .....                    | <b>174</b> |
| <b>5 Device Comparison Table</b> .....         | <b>3</b>  | 9.1 Application Information.....                                 | <b>174</b> |
| <b>6 Pin Configuration and Functions</b> ..... | <b>4</b>  | 9.2 Typical Applications.....                                    | <b>174</b> |
| <b>7 Specifications</b> .....                  | <b>16</b> | <b>10 Power Supply Recommendations</b> .....                     | <b>181</b> |
| 7.1 Absolute Maximum Ratings.....              | <b>16</b> | <b>11 Layout</b> .....                                           | <b>183</b> |
| 7.2 ESD Ratings.....                           | <b>16</b> | 11.1 Layout Guidelines.....                                      | <b>183</b> |
| 7.3 Recommended Operating Conditions.....      | <b>16</b> | 11.2 Layout Example.....                                         | <b>185</b> |
| 7.4 Thermal Information.....                   | <b>17</b> | <b>12 Device and Documentation Support</b> .....                 | <b>186</b> |
| 7.5 Electrical Characteristics.....            | <b>17</b> | 12.1 Receiving Notification of Documentation Updates.....        | <b>186</b> |
| 7.6 Timing Requirements.....                   | <b>22</b> | 12.2 支持资源.....                                                   | <b>186</b> |
| 7.7 Timing Diagrams.....                       | <b>25</b> | 12.3 Community Resources.....                                    | <b>186</b> |
| 7.8 Typical Characteristics.....               | <b>32</b> | 12.4 Trademarks.....                                             | <b>186</b> |
| <b>8 Detailed Description</b> .....            | <b>34</b> | 12.5 Electrostatic Discharge Caution.....                        | <b>186</b> |
| 8.1 Overview.....                              | <b>34</b> | 12.6 术语表.....                                                    | <b>186</b> |
| 8.2 Functional Block Diagram.....              | <b>35</b> | <b>13 Mechanical, Packaging, and Orderable Information</b> ..... | <b>186</b> |
| 8.3 Feature Description.....                   | <b>36</b> |                                                                  |            |

## 4 Revision History


注：以前版本的页码可能与当前版本的页码不同

| DATE     | REVISION | NOTES           |
|----------|----------|-----------------|
| May 2022 | *        | Initial Release |


## 5 Device Comparison Table

| PART<br>NUMBER | SGMII<br>SUPPORT | OPERATING<br>TEMPERATURE |
|----------------|------------------|--------------------------|
| DP83TC813R-Q1  | No               | – 40°C to 125°C          |
| DP83TC813S-Q1  | Yes              | – 40°C to 125°C          |

## 6 Pin Configuration and Functions



**图 6-1. DP83TC813S-Q1 RHF Package  
28-Pin VQFN  
Top View**



**图 6-2. DP83TC813R-Q1 RHF Package  
28-Pin VQFN  
Top View**

表 6-1. Pin Functions

| PIN                         |     | STATE <sup>1</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-----------------------------|-----|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME <sup>2</sup>           | NO. |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| MAC INTERFACE               |     |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| RX_D3<br>RX_M               | 24  | S, PD, O           | <b>Receive Data:</b> Symbols received on the cable are decoded and transmitted out of these pins synchronous to the rising edge of RX_CLK. They contain valid data when RX_DV is asserted. A data nibble, RX_D[3:0], is transmitted in MII and RGMII modes. 2 bits; RX_D[1:0], are transmitted in RMII mode. RX_D[3:2] are not used when in RMII mode.<br><br>If the PHY is bootstrapped to RMII Master mode, a 50-MHz clock reference is automatically outputted on RX_D3. This clock must be fed to the MAC.<br><br><b>RX_M / RX_P:</b> Differential SGMII Data Output. These pins transmit data from the PHY to the MAC. |
| RX_D2<br>RX_P               | 25  |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| RX_D1                       | 26  |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| RX_D0                       | 27  |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| RX_CLK                      | 28  | S, PD, O           | <b>Receive Clock:</b> In MII and RGMII modes, the receive clock provides a 25-MHz reference clock.<br><b>Unused in RMII and SGMII modes</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| RX_ER                       | 21  | S, PD, O           | <b>Receive Error:</b> In MII and RMII modes, this pin indicates a receive error symbol has been detected within a received packet. In MII mode, RX_ER is asserted high synchronously to the rising edge of RX_CLK. In RMII mode, RX_ER is asserted high synchronously to the rising edge of the reference clock. This pin is not required to be used by the MAC in MII or RMII because the PHY will automatically corrupt data on a receive error.<br><b>Unused in RGMII and SGMII modes</b>                                                                                                                                |
| RX_DV<br>CRS_DV<br>RX_CTRL  | 22  | S, PD, O           | <b>Receive Data Valid:</b> This pin indicates when valid data is presented on RX_D[3:0] for MII mode.<br><b>Carrier Sense Data Valid:</b> This pin combines carrier sense and data valid into an asynchronous signal. When CRS_DV is asserted, data is presented on RX_D[1:0] in RMII mode.<br><b>RGMII Receive Control:</b> Receive control combines receive data valid indication and receive error indication into a single signal. RX_DV is presented on the rising edge of RX_CLK and RX_ER is presented on the falling edge of RX_CLK.<br><b>Unused in SGMII mode</b>                                                 |
| TX_CLK                      | 1   | PD, I, O           | <b>Transmit Clock:</b> In MII mode, the transmit clock is a 25-MHz output and has constant phase referenced to the reference clock. In RGMII mode, this clock is sourced from the MAC layer to the PHY. A 25-MHz clock must be provided (not required to have constant phase to the reference clock unless synchronous RGMII is enabled).<br><b>Unused in RMII and SGMII modes</b>                                                                                                                                                                                                                                          |
| TX_EN<br>TX_CTRL            | 2   | PD, I              | <b>Transmit Enable:</b> In MII mode, transmit enable is presented prior to the rising edge of the transmit clock. TX_EN indicates the presence of valid data inputs on TX_D[3:0]. In RMII mode, transmit enable is presented prior to the rising edge of the reference clock. TX_EN indicates the presence of valid data inputs on TX_D[1:0].<br><b>RGMII Transmit Control:</b> Transmit control combines transmit enable and transmit error indication into a single signal. TX_EN is presented prior to the rising edge of TX_CLK; TX_ER is presented prior to the falling edge of TX_CLK.<br><b>Unused in SGMII mode</b> |
| TX_D3                       | 3   | PD, I              | <b>Transmit Data:</b> In MII and RGMII modes, the transmit data nibble, TX_D[3:0], is received from the MAC prior to the rising edge of TX_CLK. In RMII mode, TX_D[1:0] is received from the MAC prior to the rising edge of the reference clock. TX_D[3:2] are not used in RMII mode.<br><br><b>TX_M / TX_P:</b> Differential SGMII Data Input. These pins receive data that is transmitted from the MAC to the PHY.                                                                                                                                                                                                       |
| TX_D2                       | 4   |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| TX_D1<br>TX_P               | 5   |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| TX_D0<br>TX_M               | 6   |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| SERIAL MANAGEMENT INTERFACE |     |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| MDC                         | 9   | I                  | <b>Management Data Clock:</b> Synchronous clock to the MDIO serial management input and output data. This clock may be asynchronous to the MAC transmit and receive clocks.                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| MDIO                        | 8   | OD, IO             | <b>Management Data Input/Output:</b> Bidirectional management data signal that may be sourced by the management station or the PHY. This pin requires a pullup resistor. In systems with multiple PHYs using same MDIO-MDC bus, a single pull-up resistor must be used on MDIO line.<br><br>Recommended to use a resistor between 2.2 kΩ and 9 kΩ.                                                                                                                                                                                                                                                                          |

表 6-1. Pin Functions (continued)

| PIN                        |     | STATE <sup>1</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|----------------------------|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME <sup>2</sup>          | NO. |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| CONTROL INTERFACE          |     |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| INT                        | 10  | PU, OD, IO         | <b>Interrupt:</b> Active-LOW output, which will be asserted LOW when an interrupt condition occurs. This pin has a weak internal pullup. Register access is necessary to enable various interrupt triggers. Once an interrupt event flag is set, register access is required to clear the interrupt event. This pin can be configured as an Active-HIGH output using register <i>0x0011</i> .<br><br>This pin can also operate as Power-Down control where asserting this pin low would put the PHY in power down mode and asserting high would put the PHY in normal mode. This feature can also be enabled via register <i>0x0011</i> . |
| RESET                      | 11  | PU, I              | <b>Reset:</b> Active-LOW input, which initializes or reinitializes the PHY. Asserting this pin LOW for at least 1 μs will force a reset process to occur. All internal registers will reinitialize to their default states as specified for each bit in the Register Maps section. All bootstrap pins are resampled upon deassertion of reset.                                                                                                                                                                                                                                                                                            |
| WAKE                       | 16  | PD, I/O            | <b>WAKE:</b> Active-HIGH input, which wakes the PHY from TC-10 SLEEP. Asserting this pin HIGH at power-up will prevent the PHY from going to SLEEP. External 10kΩ pull down resistor can be used when implementing TC-10 circuit to prevent accidental wake-up. This pin can be directly tied to VSLEEP to wake the device.                                                                                                                                                                                                                                                                                                               |
| INH                        | 17  | O, OD              | <b>INH:</b> Active-HIGH output. This pin will be Hi-Z when the PHY is in TC-10 SLEEP. This pin is HIGH for all other PHY states. External 2kΩ - 10kΩ pull down resistor must be used when implementing TC-10 circuit. If multiple devices are sharing INH pin, then a single pull down resistor must be used.                                                                                                                                                                                                                                                                                                                             |
| CLOCK INTERFACE            |     |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| XI                         | 13  | I                  | <b>Reference Clock Input (RMII):</b> Reference clock 50-MHz CMOS-level oscillator in RMII Slave mode. Reference clock 25-MHz crystal or oscillator in RMII Master mode.<br><b>Reference Clock Input (Other MAC Interfaces):</b> Reference clock 25-MHz crystal or oscillator input. The device supports either an external crystal resonator connected across pins XI and XO, or an external CMOS-level oscillator connected to pin XI only and XO left floating.                                                                                                                                                                         |
| XO                         | 12  | O                  | <b>Reference Clock Output:</b> XO pin is used for crystal only. This pin must be left floating when a CMOS-level oscillator is connected to XI.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| LED/GPIO INTERFACE         |     |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| CLKOUT / LED_1             | 14  | IO                 | <b>Clock Output:</b> 25-MHz reference clock. This pin can be used as LED or GPIO via register configuration.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| MEDIUM DEPENDENT INTERFACE |     |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| TRD_M                      | 20  | IO                 | <b>Differential Transmit and Receive:</b> Bidirectional differential signaling configured for 100BASE-T1 operation, IEEE 802.3bw compliant.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| TRD_P                      | 19  |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| POWER CONNECTIONS          |     |                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| VDDA                       | 18  | SUPPLY             | <b>Core Supply:</b> 3.3 V<br>Recommend using 0.47-μF and 0.01-μF ceramic decoupling capacitors; optional ferrite bead can also be used.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| VDDIO                      | 7   | SUPPLY             | <b>IO Supply:</b> 1.8 V, 2.5 V, or 3.3 V<br>Recommend using ferrite bead 0.47-μF, and 0.01-μF ceramic decoupling capacitors.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| VDDMAC                     | 23  | SUPPLY             | <b>Optional MAC Interface Supply:</b> 1.8 V, 2.5 V, or 3.3 V<br>Optional separate supply for MAC interface pins. This pin supplies power to the MAC interface pins and can be kept at a different voltage level as compared to other IO pins. Recommend using 0.47-μF, and 0.01-μF ceramic decoupling capacitors; optional ferrite bead. When separate VDDMAC is not required in the system then it must be connected to VDDIO. When connecting to VDDIO, 0.47-μF can be removed.                                                                                                                                                         |
| VSLEEP                     | 15  | SUPPLY             | <b>VSLEEP Supply:</b> 3.3 V<br>Recommend using 0.1-μF ceramic decoupling capacitors.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| GROUND                     | DAP | GROUND             | <b>Ground:</b> This must always be connected to power ground.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

1. Pin Type:  
I = Input  
O = Output  
IO = Input/Output

OD = Open Drain

PD = Internal pulldown

PU = Internal pullup

S = Bootstrap configuration pin (all configuration pins have weak internal pullups or pulldowns)

2. When pins are unused, follow the recommended connection requirements provided in the table above. If pins do not have required termination, they may be left floating.

**表 6-2. Pin Domain**

| PIN NO | PIN NAME             | VOLTAGE DOMAIN |
|--------|----------------------|----------------|
| 9      | MDC                  | VDDIO          |
| 10     | INT_N                | VDDIO          |
| 11     | RESET_N              | VDDIO          |
| 12     | XO                   | VDDIO          |
| 13     | XI                   | VDDIO          |
| 14     | LED_1/GPIO_1         | VDDIO          |
| 16     | WAKE                 | VSLEEP         |
| 17     | INH                  | VSLEEP         |
| 19     | TRD_P                | VDDA           |
| 20     | TRD_M                | VDDA           |
| 21     | RX_ER                | VDDMAC         |
| 22     | RX_DV/CRS_DV/RX_CTRL | VDDMAC         |
| 24     | RX_D3/RX_M           | VDDMAC         |
| 25     | RX_D2/RX_P           | VDDMAC         |
| 26     | RX_D1                | VDDMAC         |
| 27     | RX_D0                | VDDMAC         |
| 28     | RX_CLK               | VDDMAC         |
| 1      | TX_CLK               | VDDMAC         |
| 2      | TX_EN/TX_CTRL        | VDDMAC         |
| 3      | TX_D3                | VDDMAC         |
| 4      | TX_D2                | VDDMAC         |
| 5      | TX_D1/TX_P           | VDDMAC         |
| 6      | TX_D0/TX_M           | VDDMAC         |
| 8      | MDIO                 | VDDIO          |

表 6-3. Pin States - POWER-UP / RESET

| PIN NO | PIN NAME | POWER-UP / RESET         |           |                          |
|--------|----------|--------------------------|-----------|--------------------------|
|        |          | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) |
| 9      | MDC      | I                        | none      | none                     |
| 10     | INT      | I                        | PU        | 9                        |
| 11     | RESET    | I                        | PU        | 9                        |
| 12     | XO       | O                        | none      | none                     |
| 13     | XI       | I                        | none      | none                     |
| 15     | VSLEEP   | SUPPLY                   | none      | none                     |
| 16     | WAKE     | I/O                      | PD        | 455                      |
| 17     | INH      | OD, O                    | none      | none                     |
| 18     | VDDA     | SUPPLY                   | none      | none                     |
| 19     | TRD_P    | IO                       | none      | none                     |
| 20     | TRD_M    | IO                       | none      | none                     |
| 21     | RX_ER    | I                        | PD        | 6                        |
| 22     | RX_DV    | I                        | PD        | 6                        |
| 23     | VDDMAC   | SUPPLY                   | none      | none                     |
| 24     | RX_D3    | I                        | PD        | 9                        |
| 25     | RX_D2    | I                        | PD        | 9                        |
| 26     | RX_D1    | I                        | PD        | 9                        |
| 27     | RX_D0    | I                        | PD        | 9                        |
| 28     | RX_CLK   | I                        | PD        | 9                        |
| 1      | TX_CLK   | I                        | none      | none                     |
| 2      | TX_EN    | I                        | none      | none                     |
| 3      | TX_D3    | I                        | none      | none                     |
| 4      | TX_D2    | I                        | none      | none                     |
| 5      | TX_D1    | I                        | none      | none                     |
| 6      | TX_D0    | I                        | none      | none                     |
| 7      | VDDIO    | SUPPLY                   | none      | none                     |
| 8      | MDIO     | OD, IO                   | none      | none                     |

**表 6-4. Pin States - TC10 SLEEP**

| PIN NO | PIN NAME | TC10 SLEEP (All Supplies On) |           |                          |
|--------|----------|------------------------------|-----------|--------------------------|
|        |          | PIN STATE <sup>(1)</sup>     | PULL TYPE | PULL VALUE (k $\Omega$ ) |
| 9      | MDC      | I                            | none      | none                     |
| 10     | INT      | I                            | PU        | 9                        |
| 11     | RESET    | I                            | PU        | 9                        |
| 12     | XO       | O                            | none      | none                     |
| 13     | XI       | I                            | none      | none                     |
| 15     | VSLEEP   | SUPPLY                       | none      | none                     |
| 16     | WAKE     | I/O                          | PD        | 455                      |
| 17     | INH      | OD, O                        | none      | none                     |
| 18     | VDDA     | SUPPLY                       | none      | none                     |
| 19     | TRD_P    | IO                           | none      | none                     |
| 20     | TRD_M    | IO                           | none      | none                     |
| 21     | RX_ER    | I                            | PD        | 6                        |
| 22     | RX_DV    | I                            | PD        | 6                        |
| 23     | VDDMAC   | SUPPLY                       | none      | none                     |
| 24     | RX_D3    | I                            | PD        | 9                        |
| 25     | RX_D2    | I                            | PD        | 9                        |
| 26     | RX_D1    | I                            | PD        | 9                        |
| 27     | RX_D0    | I                            | PD        | 9                        |
| 28     | RX_CLK   | I                            | PD        | 9                        |
| 1      | TX_CLK   | I                            | none      | none                     |
| 2      | TX_EN    | I                            | none      | none                     |
| 3      | TX_D3    | I                            | none      | none                     |
| 4      | TX_D2    | I                            | none      | none                     |
| 5      | TX_D1    | I                            | none      | none                     |
| 6      | TX_D0    | I                            | none      | none                     |
| 7      | VDDIO    | SUPPLY                       | none      | none                     |
| 8      | MDIO     | OD, IO                       | none      | none                     |

表 6-5. Pin States - MAC ISOLATE and IEEE PWDN

| PIN NO | PIN NAME | MAC ISOLATE              |           |                          | IEEE PWDN                |           |                          |
|--------|----------|--------------------------|-----------|--------------------------|--------------------------|-----------|--------------------------|
|        |          | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) |
| 9      | MDC      | I                        | none      | none                     | I                        | none      | none                     |
| 10     | INT      | OD, O                    | PU        | 9                        | OD, O                    | PU        | 9                        |
| 11     | RESET    | I                        | PU        | 9                        | I                        | PU        | 9                        |
| 12     | XO       | O                        | none      | none                     | O                        | none      | none                     |
| 13     | XI       | I                        | none      | none                     | I                        | none      | none                     |
| 15     | VSLEEP   | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 16     | WAKE     | IO                       | PD        | 455                      | IO                       | PD        | 455                      |
| 17     | INH      | OD, O                    | none      | none                     | OD, O                    | none      | none                     |
| 18     | VDDA     | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 19     | TRD_P    | IO                       | none      | none                     | IO                       | none      | none                     |
| 20     | TRD_M    | IO                       | none      | none                     | IO                       | none      | none                     |
| 21     | RX_ER    | I                        | PD        | 6                        | I                        | PD        | 6                        |
| 22     | RX_DV    | I                        | PD        | 6                        | O                        | none      | none                     |
| 23     | VDDMAC   | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 24     | RX_D3    | I                        | PD        | 9                        | O                        | none      | none                     |
| 25     | RX_D2    | I                        | PD        | 9                        | O                        | none      | none                     |
| 26     | RX_D1    | I                        | PD        | 9                        | O                        | none      | none                     |
| 27     | RX_D0    | I                        | PD        | 9                        | O                        | none      | none                     |
| 28     | RX_CLK   | I                        | PD        | 9                        | O                        | none      | none                     |
| 1      | TX_CLK   | I                        | PD        | 9                        | I                        | none      | none                     |
| 2      | TX_EN    | I                        | PD        | 9                        | I                        | none      | none                     |
| 3      | TX_D3    | I                        | PD        | 9                        | I                        | none      | none                     |
| 4      | TX_D2    | I                        | PD        | 9                        | I                        | none      | none                     |
| 5      | TX_D1    | I                        | PD        | 9                        | I                        | none      | none                     |
| 6      | TX_D0    | I                        | PD        | 9                        | I                        | none      | none                     |
| 7      | VDDIO    | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 8      | MDIO     | OD, IO                   | none      | none                     | OD, IO                   | none      | none                     |

**表 6-6. Pin States - MII and RGMII**

| PIN NO | PIN NAME | MII                      |           |                          | RGMII                    |           |                          |
|--------|----------|--------------------------|-----------|--------------------------|--------------------------|-----------|--------------------------|
|        |          | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) |
| 9      | MDC      | I                        | none      | none                     | I                        | none      | none                     |
| 10     | INT      | OD, O                    | PU        | 9                        | OD, O                    | PU        | 9                        |
| 11     | RESET    | I                        | PU        | 9                        | I                        | PU        | 9                        |
| 12     | XO       | O                        | none      | none                     | O                        | none      | none                     |
| 13     | XI       | I                        | none      | none                     | I                        | none      | none                     |
| 15     | VSLEEP   | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 16     | WAKE     | IO                       | PD        | 455                      | IO                       | PD        | 455                      |
| 17     | INH      | OD, O                    | none      | none                     | OD, O                    | none      | none                     |
| 18     | VDDA     | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 19     | TRD_P    | IO                       | none      | none                     | IO                       | none      | none                     |
| 20     | TRD_M    | IO                       | none      | none                     | IO                       | none      | none                     |
| 21     | RX_ER    | O                        | none      | none                     | I                        | PD        | 6                        |
| 22     | RX_DV    | O                        | none      | none                     | O                        | none      | none                     |
| 23     | VDDMAC   | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 24     | RX_D3    | O                        | none      | none                     | O                        | none      | none                     |
| 25     | RX_D2    | O                        | none      | none                     | O                        | none      | none                     |
| 26     | RX_D1    | O                        | none      | none                     | O                        | none      | none                     |
| 27     | RX_D0    | O                        | none      | none                     | O                        | none      | none                     |
| 28     | RX_CLK   | O                        | none      | none                     | O                        | none      | none                     |
| 1      | TX_CLK   | O                        | none      | none                     | I                        | none      | none                     |
| 2      | TX_EN    | I                        | none      | none                     | I                        | none      | none                     |
| 3      | TX_D3    | I                        | none      | none                     | I                        | none      | none                     |
| 4      | TX_D2    | I                        | none      | none                     | I                        | none      | none                     |
| 5      | TX_D1    | I                        | none      | none                     | I                        | none      | none                     |
| 6      | TX_D0    | I                        | none      | none                     | I                        | none      | none                     |
| 7      | VDDIO    | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 8      | MDIO     | OD, IO                   | none      | none                     | OD, IO                   | none      | none                     |

表 6-7. Pin States - RMII MASTER and RMII SLAVE

| PIN NO | PIN NAME | RMII MASTER              |           |                          | RMII SLAVE               |           |                          |
|--------|----------|--------------------------|-----------|--------------------------|--------------------------|-----------|--------------------------|
|        |          | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) |
| 9      | MDC      | I                        | none      | none                     | I                        | none      | none                     |
| 10     | INT      | OD, O                    | PU        | 9                        | OD, O                    | PU        | 9                        |
| 11     | RESET    | I                        | PU        | 9                        | I                        | PU        | 9                        |
| 12     | XO       | O                        | none      | none                     | O                        | none      | none                     |
| 13     | XI       | I                        | none      | none                     | I                        | none      | none                     |
| 15     | VSLEEP   | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 16     | WAKE     | IO                       | PD        | 455                      | IO                       | PD        | 455                      |
| 17     | INH      | OD, O                    | none      | none                     | OD, O                    | none      | none                     |
| 18     | VDDA     | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 19     | TRD_P    | IO                       | none      | none                     | IO                       | none      | none                     |
| 20     | TRD_M    | IO                       | none      | none                     | IO                       | none      | none                     |
| 21     | RX_ER    | O                        | none      | none                     | O                        | none      | none                     |
| 22     | RX_DV    | O                        | none      | none                     | O                        | none      | none                     |
| 23     | VDDMAC   | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 24     | RX_D3    | O, 50MHz                 | none      | none                     | I                        | PD        | 9                        |
| 25     | RX_D2    | I                        | PD        | 9                        | I                        | PD        | 9                        |
| 26     | RX_D1    | O                        | none      | none                     | O                        | none      | none                     |
| 27     | RX_D0    | O                        | none      | none                     | O                        | none      | none                     |
| 28     | RX_CLK   | I                        | PD        | 9                        | I                        | PD        | 9                        |
| 1      | TX_CLK   | I                        | none      | none                     | I                        | none      | none                     |
| 2      | TX_EN    | I                        | none      | none                     | I                        | none      | none                     |
| 3      | TX_D3    | I                        | none      | none                     | I                        | none      | none                     |
| 4      | TX_D2    | I                        | none      | none                     | I                        | none      | none                     |
| 5      | TX_D1    | I                        | none      | none                     | I                        | none      | none                     |
| 6      | TX_D0    | I                        | none      | none                     | I                        | none      | none                     |
| 7      | VDDIO    | SUPPLY                   | none      | none                     | SUPPLY                   | none      | none                     |
| 8      | MDIO     | OD, IO                   | none      | none                     | OD, IO                   | none      | none                     |

表 6-8. Pin States - SGMII

| PIN NO | PIN NAME | SGMII                    |           |                          |
|--------|----------|--------------------------|-----------|--------------------------|
|        |          | PIN STATE <sup>(1)</sup> | PULL TYPE | PULL VALUE (k $\Omega$ ) |
| 9      | MDC      | I                        | none      | none                     |
| 10     | INT      | OD, O                    | PU        | 9                        |
| 11     | RESET    | I                        | PU        | 9                        |
| 12     | XO       | O                        | none      | none                     |
| 13     | XI       | I                        | none      | none                     |
| 15     | VSLEEP   | SUPPLY                   | none      | none                     |
| 16     | WAKE     | IO                       | PD        | 455                      |
| 17     | INH      | OD, O                    | none      | none                     |
| 18     | VDDA     | SUPPLY                   | none      | none                     |
| 19     | TRD_P    | IO                       | none      | none                     |
| 20     | TRD_M    | IO                       | none      | none                     |
| 21     | RX_ER    | I                        | PD        | 6                        |
| 22     | RX_DV    | I                        | PD        | 6                        |
| 23     | VDDMAC   | SUPPLY                   | none      | none                     |
| 24     | RX_D3    | O                        | none      | none                     |
| 25     | RX_D2    | O                        | none      | none                     |
| 26     | RX_D1    | I                        | PD        | 9                        |
| 27     | RX_D0    | I                        | PD        | 9                        |
| 28     | RX_CLK   | I                        | PD        | 9                        |
| 1      | TX_CLK   | I                        | none      | none                     |
| 2      | TX_EN    | I                        | none      | none                     |
| 3      | TX_D3    | I                        | none      | none                     |
| 4      | TX_D2    | I                        | none      | none                     |
| 5      | TX_D1    | I                        | none      | none                     |
| 6      | TX_D0    | I                        | none      | none                     |
| 7      | VDDIO    | SUPPLY                   | none      | none                     |
| 8      | MDIO     | OD, IO                   | none      | none                     |

- (1) Type: I = Input  
 O = Output  
 IO = Input/Output  
 OD = Open Drain  
 PD = Internal pulldown  
 PU = Internal pullup

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                   |                                             | MIN   | TYP          | MAX | UNIT |
|-------------------|---------------------------------------------|-------|--------------|-----|------|
| Input Voltage     | VDDA                                        | - 0.3 |              | 4   | V    |
| Input Voltage     | VDDIO/VDDMAC (3.3V)                         | - 0.3 |              | 4   | V    |
| Input Voltage     | VDDIO/VDDMAC (2.5V)                         | - 0.3 |              | 4   | V    |
| Input Voltage     | VDDIO/VDDMAC (1.8V)                         | - 0.3 |              | 4   | V    |
| Input Voltage     | VSLEEP                                      | -0.3  |              | 4   | V    |
| Pins              | MDI                                         | - 0.3 |              | 4   | V    |
| Pins              | MAC interface                               | - 0.3 | VDDMAC + 0.3 |     | V    |
| Pins              | MDIO, MDC, GPIO, XI, XO, INT, RESET, CLKOUT | - 0.3 | VDDIO + 0.3  |     | V    |
| Pins              | WAKE, INH                                   | - 0.3 | VSLEEP + 0.3 |     | V    |
| DC Output Voltage | All Pins                                    | - 0.3 |              | 4   | V    |
| T <sub>J</sub>    | Junction Temperature                        |       |              | 150 | °C   |
| T <sub>stg</sub>  | Storage temperature                         | - 65  |              | 150 | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|                    |                         |                                                         |                   | VALUE | UNIT |
|--------------------|-------------------------|---------------------------------------------------------|-------------------|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> | All pins          | ±2000 | V    |
|                    |                         |                                                         | TRD_N, TRD_P pins | ±8000 |      |
|                    |                         | Charged device model (CDM), per AEC Q100-011            | Corner pins       | ±750  |      |
|                    |                         |                                                         | Other pins        | ±750  |      |
|                    |                         | IEC 61000-4-2 contact discharge                         | TRD_N, TRD_P pins | ±8000 |      |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                |                                   | MIN  | NOM | MAX  | UNIT |
|----------------|-----------------------------------|------|-----|------|------|
| VDDIO / VDDMAC | IO Supply Voltage, 1.8V operation | 1.62 | 1.8 | 1.98 | V    |
|                | IO Supply Voltage, 2.5V operation | 2.25 | 2.5 | 2.75 |      |
|                | IO Supply Voltage, 3.3V operation | 2.97 | 3.3 | 3.63 |      |
| VDDA           | Core Supply Voltage, 3.3V         | 2.97 | 3.3 | 3.63 | V    |
| VSLEEP         | Sleep Supply Voltage, 3.3V        | 2.97 | 3.3 | 3.63 | V    |
| T <sub>A</sub> | Ambient temperature               | - 40 |     | 125  | °C   |

## 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | DP83TC813  | UNIT |
|-------------------------------|----------------------------------------------|------------|------|
|                               |                                              | RHF (VQFN) |      |
|                               |                                              | 28 PINS    |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 39.0       | °C/W |
| $R_{\theta JC(top)}$          | Junction-to-case (top) thermal resistance    | 29.6       | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 17.4       | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 0.7        | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 17.4       | °C/W |
| $R_{\theta JC(bot)}$          | Junction-to-case (bottom) thermal resistance | 5.8        | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER                                     |                                            | TEST CONDITIONS                       | MIN          | TYP | MAX          | UNIT     |
|-----------------------------------------------|--------------------------------------------|---------------------------------------|--------------|-----|--------------|----------|
| <b>100BASE-T1 PMA CONFORMANCE</b>             |                                            |                                       |              |     |              |          |
| $V_{OD-MDI}$                                  | Output Differential Voltage                | $R_{L(diff)} = 100\Omega$             |              |     | 2.2          | V        |
| $R_{MDI-Diff}$                                | Integrated Differential Output Termination | TRD_P and TRD_M                       |              | 100 |              | $\Omega$ |
| <b>BOOTSTRAP DC CHARACTERISTICS (2 Level)</b> |                                            |                                       |              |     |              |          |
| $V_{MODE1}$                                   | Mode 1 Strap Voltage Range                 | VDDIO = 3.3V $\pm$ 10%, 2-level strap | 0            |     | 0.8          | V        |
| $V_{MODE2}$                                   | Mode 2 Strap Voltage Range                 | VDDIO = 3.3V $\pm$ 10%, 2-level strap | 2            |     | VDDIO        | V        |
| $V_{MODE1}$                                   | Mode 1 Strap Voltage Range                 | VDDIO = 2.5V $\pm$ 10%, 2-level strap | 0            |     | 0.7          | V        |
| $V_{MODE2}$                                   | Mode 2 Strap Voltage Range                 | VDDIO = 2.5V $\pm$ 10%, 2-level strap | 1.5          |     | VDDIO        | V        |
| $V_{MODE1}$                                   | Mode 1 Strap Voltage Range                 | VDDIO = 1.8V $\pm$ 10%, 2-level strap | 0            |     | 0.35 x VDDIO | V        |
| $V_{MODE2}$                                   | Mode 2 Strap Voltage Range                 | VDDIO = 1.8V $\pm$ 10%, 2-level strap | 0.65 x VDDIO |     | VDDIO        | V        |
| <b>BOOTSTRAP DC CHARACTERISTICS (3 Level)</b> |                                            |                                       |              |     |              |          |
| $V_{MODE1}$                                   | Mode 1 Strap Voltage Range                 | VDDIO = 3.3V $\pm$ 10%, 3-level strap | 0            |     | 0.18 x VDDIO | V        |
| $V_{MODE2}$                                   | Mode 2 Strap Voltage Range                 | VDDIO = 3.3V $\pm$ 10%, 3-level strap | 0.22 x VDDIO |     | 0.42 x VDDIO | V        |
| $V_{MODE3}$                                   | Mode 3 Strap Voltage Range                 | VDDIO = 3.3V $\pm$ 10%, 3-level strap | 0.46 x VDDIO |     | VDDIO        | V        |
| $V_{MODE1}$                                   | Mode 1 Strap Voltage Range                 | VDDIO = 2.5V $\pm$ 10%, 3-level strap | 0            |     | 0.19 x VDDIO | V        |
| $V_{MODE2}$                                   | Mode 2 Strap Voltage Range                 | VDDIO = 2.5V $\pm$ 10%, 3-level strap | 0.27 x VDDIO |     | 0.41 x VDDIO | V        |
| $V_{MODE3}$                                   | Mode 3 Strap Voltage Range                 | VDDIO = 2.5V $\pm$ 10%, 3-level strap | 0.58 x VDDIO |     | VDDIO        | V        |
| $V_{MODE1}$                                   | Mode 1 Strap Voltage Range                 | VDDIO = 1.8V $\pm$ 10%, 3-level strap | 0            |     | 0.35 x VDDIO | V        |
| $V_{MODE2}$                                   | Mode 2 Strap Voltage Range                 | VDDIO = 1.8V $\pm$ 10%, 3-level strap | 0.40 x VDDIO |     | 0.75 x VDDIO | V        |

## 7.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER                 |                                              | TEST CONDITIONS                                                               | MIN          | TYP | MAX        | UNIT |
|---------------------------|----------------------------------------------|-------------------------------------------------------------------------------|--------------|-----|------------|------|
| V <sub>MODE3</sub>        | Mode 3 Strap Voltage Range                   | VDDIO = 1.8V ±10%, 3-level strap                                              | 0.84 x VDDIO |     | VDDIO      | V    |
| <b>IO CHARACTERISTICS</b> |                                              |                                                                               |              |     |            |      |
| V <sub>IH</sub>           | High Level Input Voltage                     | VDDIO = 3.3V ±10%                                                             | 2            |     |            | V    |
| V <sub>IL</sub>           | Low Level Input Voltage                      | VDDIO = 3.3V ±10%                                                             |              |     | 0.8        | V    |
| V <sub>OH</sub>           | High Level Output Voltage                    | I <sub>OH</sub> = -2mA, VDDIO = 3.3V ±10%                                     | 2.4          |     |            | V    |
| V <sub>OL</sub>           | Low Level Output Voltage                     | I <sub>OL</sub> = 2mA, VDDIO = 3.3V ±10%                                      |              |     | 0.4        | V    |
| V <sub>IH</sub>           | High Level Input Voltage                     | VDDIO = 2.5V ±10%                                                             | 1.7          |     |            | V    |
| V <sub>IL</sub>           | Low Level Input Voltage                      | VDDIO = 2.5V ±10%                                                             |              |     | 0.7        | V    |
| V <sub>OH</sub>           | High Level Output Voltage                    | I <sub>OH</sub> = -2mA, VDDIO = 2.5V ±10%                                     | 2            |     |            | V    |
| V <sub>OL</sub>           | Low Level Output Voltage                     | I <sub>OL</sub> = 2mA, VDDIO = 2.5V ±10%                                      |              |     | 0.4        | V    |
| V <sub>IH</sub>           | High Level Input Voltage                     | VDDIO = 1.8V ±10%                                                             | 0.65*VDDIO   |     |            | V    |
| V <sub>IL</sub>           | Low Level Input Voltage                      | VDDIO = 1.8V ±10%                                                             |              |     | 0.35*VDDIO | V    |
| V <sub>OH</sub>           | High Level Output Voltage                    | I <sub>OH</sub> = -2mA, VDDIO = 1.8V ±10%                                     | VDDIO-0.45   |     |            | V    |
| V <sub>OL</sub>           | Low Level Output Voltage                     | I <sub>OL</sub> = 2mA, VDDIO = 1.8V ±10%                                      |              |     | 0.45       | V    |
| I <sub>IH</sub>           | Input High Current <sup>(1)</sup>            | T <sub>A</sub> = -40°C to 125°C, VIN=VDDIO, All pins except XI and WAKE       | -10          |     | 10         | μA   |
| I <sub>IH-XI</sub>        | Input High Current <sup>(1)</sup>            | T <sub>A</sub> = -40°C to 125°C, VIN=VDDIO, XI pin                            | -15          |     | 15         | μA   |
| I <sub>IL-XI</sub>        | Input Low Current <sup>(1)</sup>             | T <sub>A</sub> = -40°C to 125°C, VIN=GND, XI pin                              | -15          |     | 15         | μA   |
| I <sub>IL</sub>           | Input Low Current <sup>(1)</sup>             | T <sub>A</sub> = -40°C to 125°C, VIN=GND, All pins except XI pin              | -10          |     | 10         | μA   |
| I <sub>ozh</sub>          | Tri-state Output High Current <sup>(2)</sup> | T <sub>A</sub> = -40°C to 125°C, VIN=VDDIO, All pins except RX_CTRL and RX_ER | -10          |     | 10         | μA   |
| I <sub>ozh</sub>          | Tri-state Output High Current <sup>(2)</sup> | T <sub>A</sub> = -40°C to 125°C, VIN=VDDIO, RX_CTRL and RX_ER                 | -52          |     | 52         | μA   |
| I <sub>ozl</sub>          | Tri-state Output Low Current <sup>(2)</sup>  | T <sub>A</sub> = -40°C to 125°C, VOUT=GND                                     | -10          |     | 10         | μA   |
| R <sub>pulldn</sub>       | Internal Pull Down Resistor                  | RX_D[3:0], RX_CLK, LED_1                                                      | 6.2          | 8.4 | 10.7       | kΩ   |
| R <sub>pulldn</sub>       | Internal Pull Down Resistor                  | RX_CTRL, RX_ER                                                                | 4.725        | 5.8 | 7.2        | kΩ   |
| R <sub>pulldn</sub>       | Internal Pull Down Resistor                  | WAKE                                                                          |              | 455 |            | kΩ   |
| R <sub>pullup</sub>       | Internal Pull Up Resistor                    | INT, RESET                                                                    | 6.3          | 9   | 11.2       | kΩ   |
| XI V <sub>IH</sub>        | High Level Input Voltage                     |                                                                               | 1.3          |     | VDDIO      | V    |
| XI V <sub>IL</sub>        | Low Level Input Voltage                      |                                                                               |              |     | 0.5        | V    |

## 7.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER                                 |                                            | TEST CONDITIONS                              | MIN | TYP | MAX | UNIT |
|-------------------------------------------|--------------------------------------------|----------------------------------------------|-----|-----|-----|------|
| C <sub>IN</sub>                           | Input Capacitance XI                       |                                              |     | 1   |     | pF   |
| C <sub>IN</sub>                           | Input Capacitance INPUT PINS               |                                              |     | 5   |     | pF   |
| C <sub>OUT</sub>                          | Output Capacitance XO                      |                                              |     | 1   |     | pF   |
| C <sub>OUT</sub>                          | Output Capacitance OUTPUT PINS             |                                              |     | 5   |     | pF   |
| R <sub>series</sub>                       | Integrated MAC Series Termination Resistor | RX_D[3:0], RX_ER, RX_DV, RX_CLK              | 35  | 50  | 65  | Ω    |
| <b>POWER CONSUMPTION</b>                  |                                            |                                              |     |     |     |      |
| I(3V3)                                    | MII                                        | -40°C to 125°C                               |     | 57  | 63  | mA   |
| I(3V3)                                    | RMII                                       | -40°C to 125°C                               |     | 57  | 63  | mA   |
| I(3V3)                                    | RGMII                                      | -40°C to 125°C                               |     | 57  | 63  | mA   |
| I(3V3)                                    | SGMII                                      | -40°C to 125°C                               |     | 81  | 95  | mA   |
| I(VDDIO=3.3V)                             | MII                                        | -40°C to 125°C, VDDIO = VDDMAC               |     | 19  | 24  | mA   |
| I(VDDIO=3.3V)                             | RMII                                       | -40°C to 125°C, VDDIO = VDDMAC               |     | 18  | 23  | mA   |
| I(VDDIO=3.3V)                             | RGMII                                      | -40°C to 125°C, VDDIO = VDDMAC               |     | 13  | 21  | mA   |
| I(VDDIO=3.3V)                             | SGMII                                      | -40°C to 125°C, VDDIO = VDDMAC               |     | 7   | 12  | mA   |
| I(VDDIO=2.5V)                             | MII                                        | -40°C to 125°C, VDDIO = VDDMAC               |     | 12  | 18  | mA   |
| I(VDDIO=2.5V)                             | RMII                                       | -40°C to 125°C, VDDIO = VDDMAC               |     | 12  | 17  | mA   |
| I(VDDIO=2.5V)                             | RGMII                                      | -40°C to 125°C, VDDIO = VDDMAC               |     | 12  | 16  | mA   |
| I(VDDIO=2.5V)                             | SGMII                                      | -40°C to 125°C, VDDIO = VDDMAC               |     | 6   | 9   | mA   |
| I(VDDIO=1.8V)                             | MII                                        | -40°C to 125°C, VDDIO = VDDMAC               |     | 9   | 13  | mA   |
| I(VDDIO=1.8V)                             | RMII                                       | -40°C to 125°C, VDDIO = VDDMAC               |     | 9   | 13  | mA   |
| I(VDDIO=1.8V)                             | RGMII                                      | -40°C to 125°C, VDDIO = VDDMAC               |     | 9   | 12  | mA   |
| I(VDDIO=1.8V)                             | SGMII                                      | -40°C to 125°C, VDDIO = VDDMAC               |     | 4   | 6   | mA   |
| <b>POWER CONSUMPTION (LOW POWER MODE)</b> |                                            |                                              |     |     |     |      |
| I(VDDA3V3)                                | IEEE Power Down                            | -40°C to 125°C, All interfaces               |     | 8   | 22  | mA   |
| I(VDDA3V3)                                | TC-10 Sleep                                | -40°C to 125°C, All interfaces               |     | 30  | 50  | mA   |
| I(VDDA3V3)                                | RESET                                      | -40°C to 125°C, All interfaces               |     | 9   | 23  | mA   |
| I(VDDA3V3)                                | Standby                                    | -40°C to 125°C, MII                          |     | 15  | 33  | mA   |
| I(VDDA3V3)                                | Standby                                    | -40°C to 125°C, RMII                         |     | 15  | 30  | mA   |
| I(VDDA3V3)                                | Standby                                    | -40°C to 125°C, RGMII                        |     | 15  | 30  | mA   |
| I(VDDA3V3)                                | Standby                                    | -40°C to 125°C, SGMII                        |     | 15  | 30  | mA   |
| I(VDDIO=3.3V)                             | IEEE Power Down                            | -40°C to 125°C, All interfaces, VDDIO=VDDMAC |     | 15  | 23  | mA   |
| I(VDDIO=3.3V)                             | TC-10 Sleep                                | -40°C to 125°C, All interfaces, VDDIO=VDDMAC |     | 15  | 23  | mA   |
| I(VDDIO=3.3V)                             | RESET                                      | -40°C to 125°C, All interfaces, VDDIO=VDDMAC |     | 15  | 23  | mA   |
| I(VDDIO=3.3V)                             | Standby                                    | -40°C to 125°C, MII, VDDIO=VDDMAC            |     | 19  | 25  | mA   |
| I(VDDIO=3.3V)                             | Standby                                    | -40°C to 125°C, RMII, VDDIO=VDDMAC           |     | 16  | 20  | mA   |
| I(VDDIO=3.3V)                             | Standby                                    | -40°C to 125°C, RGMII, VDDIO=VDDMAC          |     | 14  | 20  | mA   |
| I(VDDIO=3.3V)                             | Standby                                    | -40°C to 125°C, SGMII, VDDIO=VDDMAC          |     | 14  | 16  | mA   |

## 7.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER             |                                                                         | TEST CONDITIONS                                            | MIN  | TYP | MAX | UNIT |
|-----------------------|-------------------------------------------------------------------------|------------------------------------------------------------|------|-----|-----|------|
| I(VDDIO=2.5V)         | IEEE Power Down                                                         | -40°C to 125°C, All interfaces, VDDIO=VDDMAC               |      | 10  | 16  | mA   |
| I(VDDIO=2.5V)         | TC-10 Sleep                                                             | -40°C to 125°C, All interfaces, VDDIO=VDDMAC               |      | 10  | 16  | mA   |
| I(VDDIO=2.5V)         | RESET                                                                   | -40°C to 125°C, All interfaces, VDDIO=VDDMAC               |      | 10  | 16  | mA   |
| I(VDDIO=2.5V)         | Standby                                                                 | -40°C to 125°C, MII, VDDIO=VDDMAC                          |      | 14  | 18  | mA   |
| I(VDDIO=2.5V)         | Standby                                                                 | -40°C to 125°C, RMII, VDDIO=VDDMAC                         |      | 11  | 14  | mA   |
| I(VDDIO=2.5V)         | Standby                                                                 | -40°C to 125°C, RGMII, VDDIO=VDDMAC                        |      | 9   | 14  | mA   |
| I(VDDIO=2.5V)         | Standby                                                                 | -40°C to 125°C, SGMII, VDDIO=VDDMAC                        |      | 9   | 14  | mA   |
| I(VDDIO=1.8V)         | IEEE Power Down                                                         | -40°C to 125°C, All interfaces, VDDIO=VDDMAC               |      | 7   | 11  | mA   |
| I(VDDIO=1.8V)         | TC-10 Sleep                                                             | -40°C to 125°C, All interfaces, VDDIO=VDDMAC               |      | 7   | 11  | mA   |
| I(VDDIO=1.8V)         | RESET                                                                   | -40°C to 125°C, All interfaces, VDDIO=VDDMAC               |      | 7   | 11  | mA   |
| I(VDDIO=1.8V)         | Standby                                                                 | -40°C to 125°C, MII, VDDIO=VDDMAC                          |      | 10  | 12  | mA   |
| I(VDDIO=1.8V)         | Standby                                                                 | -40°C to 125°C, RMII, VDDIO=VDDMAC                         |      | 7   | 11  | mA   |
| I(VDDIO=1.8V)         | Standby                                                                 | -40°C to 125°C, RGMII, VDDIO=VDDMAC                        |      | 6   | 11  | mA   |
| I(VDDIO=1.8V)         | Standby                                                                 | -40°C to 125°C, SGMII, VDDIO=VDDMAC                        |      | 6   | 11  | mA   |
| I(VSLEEP)             | TC-10 Sleep                                                             | -40°C to 125°C, All interfaces, All other supplies are off |      | 7   | 18  | μA   |
| <b>SGMII Input</b>    |                                                                         |                                                            |      |     |     |      |
| V <sub>IDTH</sub>     | Input differential voltage threshold                                    | SI_P and SI_N, AC coupled                                  | 0.1  |     |     | V    |
| R <sub>IN-DIFF</sub>  | Receiver differential input impedance (DC)                              |                                                            | 80   |     | 120 | ohm  |
| <b>SGMII Output</b>   |                                                                         |                                                            |      |     |     |      |
|                       | Clock signal duty cycle                                                 | SO_P and SO_N, AC coupled, 0101010101 pattern              | 48   |     | 52  | %    |
|                       | Output Differential Voltage                                             | SO_P and SO_N, AC coupled                                  | 150  |     | 400 | mV   |
| <b>Voltage Sensor</b> |                                                                         |                                                            |      |     |     |      |
| VDDA                  | VDDA Sensor Range                                                       | -40°C to +125°C                                            | 2.7  | 3.3 | 4   | V    |
|                       | VDDA Sensor Resolution (LSB)                                            | -40°C to +125°C                                            |      | 8.8 |     | mV   |
|                       | VDDA Sensor Accuracy (voltage and temperature variation on single part) | -40°C to +125°C                                            | -120 |     | 120 | mV   |
|                       | VDDA Sensor Accuracy (part-part variation)                              | -40°C to +125°C                                            | -50  |     | 50  | mV   |

## 7.5 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER      |                                                                                   | TEST CONDITIONS | MIN  | TYP | MAX | UNIT |
|----------------|-----------------------------------------------------------------------------------|-----------------|------|-----|-----|------|
| VDDIO / VDDMAC | VDDIO / VDDMAC Sensor Range                                                       | -40°C to +125°C | 1.44 |     | 3.9 | V    |
|                | VDDIO / VDDMAC Sensor Resolution (LSB)                                            | -40°C to +125°C |      | 16  |     | mV   |
|                | VDDIO / VDDMAC Sensor Accuracy (voltage and temperature variation on single part) | -40°C to +125°C | -144 |     | 144 | mV   |
|                | VDDIO / VDDMAC Sensor Accuracy (part-part variation)                              | -40°C to +125°C | -85  |     | 85  | mV   |
| VSLEEP         | VSLEEP Sensor Range                                                               | -40°C to +125°C | 2.7  | 3.3 | 4   | V    |
|                | VSLEEP Sensor Resolution (LSB)                                                    | -40°C to +125°C |      | 8.8 |     | mV   |
|                | VSLEEP Sensor Accuracy (voltage and temperature variation on single part)         | -40°C to +125°C | -120 |     | 120 | mV   |
|                | VSLEEP Sensor Accuracy (part-part variation)                                      | -40°C to +125°C | -50  |     | 50  | mV   |

- (1) For pins: MDC, TX\_CLK, TX\_CTRL, TX\_D[3:0], and RESET\_N  
 (2) For pins: RX\_D[3:0], RX\_CLK, RX\_CTRL, MDIO, INT\_N, and XO.

## 7.6 Timing Requirements

| PARAMETER                  |                                                                    | TEST CONDITIONS         | MIN  | NOM  | MAX | UNIT |
|----------------------------|--------------------------------------------------------------------|-------------------------|------|------|-----|------|
| <b>MII TIMING</b>          |                                                                    |                         |      |      |     |      |
| T1.1                       | TX_CLK High / Low Time                                             |                         | 16   | 20   | 24  | ns   |
| T1.2                       | TX_D[3:0], TX_ER, TX_EN Setup to TX_CLK                            |                         | 10   |      |     | ns   |
| T1.3                       | TX_D[3:0], TX_ER, TX_EN Hold from TX_CLK                           |                         | 0    |      |     | ns   |
| T2.1                       | RX_CLK High / Low Time                                             |                         | 16   | 20   | 24  | ns   |
| T2.2                       | RX_D[3:0], RX_ER, RX_DV Delay from RX_CLK rising                   |                         | 10   |      | 30  | ns   |
| <b>RMII MASTER TIMING</b>  |                                                                    |                         |      |      |     |      |
| T3.1                       | RMII Master Clock Period                                           |                         |      | 20   |     | ns   |
|                            | RMII Master Clock Duty Cycle                                       |                         | 35   |      | 65  | %    |
| T3.2                       | TX_D[1:0], TX_ER, TX_EN Setup to RMII Master Clock                 |                         | 4    |      |     | ns   |
| T3.3                       | TX_D[1:0], TX_ER, TX_EN Hold from RMII Master Clock                |                         | 2    |      |     | ns   |
| T3.4                       | RX_D[1:0], RX_ER, CRS_DV Delay from RMII Master Clock rising edge  |                         | 4    | 10   | 14  | ns   |
| <b>RMII SLAVE TIMING</b>   |                                                                    |                         |      |      |     |      |
| T3.1                       | Input Reference Clock Period                                       |                         |      | 20   |     | ns   |
|                            | Reference Clock Duty Cycle                                         |                         | 35   |      | 65  | %    |
| T3.2                       | TX_D[1:0], TX_ER, TX_EN Setup to XI Clock rising                   |                         | 4    |      |     | ns   |
| T3.3                       | TX_D[1:0], TX_ER, TX_EN Hold from XI Clock rising                  |                         | 2    |      |     | ns   |
| T3.4                       | RX_D[1:0], RX_ER, CRS_DV Delay from XI Clock rising                |                         | 4    |      | 14  | ns   |
| <b>RGMII INPUT TIMING</b>  |                                                                    |                         |      |      |     |      |
| T <sub>cyc</sub>           | Clock Cycle Duration                                               | TX_CLK                  | 36   | 40   | 44  | ns   |
| T <sub>setup(alig n)</sub> | TX_D[3:0], TX_CTRL Setup to TX_CLK (Align Mode)                    |                         | 1    | 2    |     | ns   |
| T <sub>hold(align)</sub>   | TX_D[3:0], TX_CTRL Hold from TX_CLK (Align Mode)                   |                         | 1    | 2    |     | ns   |
| <b>RGMII OUTPUT TIMING</b> |                                                                    |                         |      |      |     |      |
| T <sub>skew(align)</sub>   | RX_D[3:0], RX_CTRL Delay from RX_CLK (Align Mode Enabled)          | On PHY Pins             | -750 |      | 750 | ps   |
| T <sub>setup(shift)</sub>  | RX_D[3:0], RX_CTRL Delay from RX_CLK (Shift Mode Enabled, default) | On PHY Pins             | 2    |      |     | ns   |
| T <sub>cyc</sub>           | Clock Cycle Duration                                               | RX_CLK                  | 36   | 40   | 44  | ns   |
| Duty_G                     | Duty Cycle                                                         | RX_CLK                  | 45   | 50   | 55  | %    |
| Tr/Tf                      | Rise / Fall Time ( 20% to 80%)                                     | C <sub>LOAD</sub> = 5pF |      |      | 1.2 | ns   |
| <b>SMI TIMING</b>          |                                                                    |                         |      |      |     |      |
| T4.1                       | MDC to MDIO (Output) Delay Time                                    | 25pF load capacitance   | 0    |      | 40  | ns   |
| T4.2                       | MDIO (Input) to MDC Setup Time                                     |                         | 10   |      |     | ns   |
| T4.3                       | MDIO (Input) to MDC Hold Time                                      |                         | 10   |      |     | ns   |
|                            | MDC Frequency                                                      |                         |      | 2.5  | 20  | MHz  |
| <b>POWER-UP TIMING</b>     |                                                                    |                         |      |      |     |      |
| T5.1                       | Supply ramp time: For all supplies except VSLEEP <sup>(1)</sup>    |                         | 0.2  |      | 8   | ms   |
| T5.1                       | Supply ramp time: For VSLEEP <sup>(1)</sup>                        |                         | 0.4  |      | 8   | ms   |
| T5.2                       | Supply ramp delay offset: For all supplies                         |                         |      |      | 10  | ms   |
| T5.3                       | XTAL Startup / Settling: Powerup to XI good/stabilized             |                         |      | 0.35 |     | ms   |
| T5.4                       | Oscillator stabilization time from power up                        |                         |      |      | 10  | ms   |
|                            | Last Supply power up To Reset Release                              |                         |      |      | 10  | ms   |

## 7.6 Timing Requirements (continued)

| PARAMETER                                 |                                                                                                                  | TEST CONDITIONS | MIN   | NOM | MAX  | UNIT |
|-------------------------------------------|------------------------------------------------------------------------------------------------------------------|-----------------|-------|-----|------|------|
| T5.5                                      | Post power-up to SMI ready: Post Power-up wait time required before MDC preamble can be sent for register access |                 | 10    |     |      | ms   |
| T5.6                                      | Power-up to Strap latch-in                                                                                       |                 |       |     | 10   | ms   |
| T5.7                                      | CLKOUT Startup/Settling: Powerup to CLKOUT good/stabilized                                                       |                 |       |     | 10   | ms   |
| T5.8                                      | Power-up to idle stream                                                                                          |                 |       |     | 10   | ms   |
| <b>RESET TIMING (RESET_N)</b>             |                                                                                                                  |                 |       |     |      |      |
| T6.1                                      | Reset Pulse Width: Minimum Reset pulse width to be able to reset                                                 |                 | 720   |     |      | ns   |
| T6.2                                      | Reset to SMI ready: Post reset wait time required before MDC preamble can be sent for register access            |                 | 1     |     |      | ms   |
| T6.3                                      | Reset to Strap latch-in: Hardware configuration pins transition to output drivers                                |                 |       | 40  |      | µs   |
| T6.4                                      | Reset to idle stream                                                                                             |                 |       |     | 1800 | µs   |
| <b>WAKE REQUEST AND WAKE PULSE TIMING</b> |                                                                                                                  |                 |       |     |      |      |
| T7.1                                      | Local Wake-Up Pulse Duration                                                                                     |                 | 40    |     |      | µs   |
| T7.2                                      | Local Wake-Up to INH Transition                                                                                  |                 |       |     | 40   | µs   |
| T7.3                                      | Energy-detect-based Wake-Up Pulse Duration                                                                       |                 |       |     | 0.7  | ms   |
| T7.4                                      | Energy-detect-based Wake-Up to INH Transition                                                                    |                 |       |     | 0.7  | ms   |
| T7.5                                      | Energy-detect-based Wake-Up to WAKE forwarding pulse                                                             |                 |       |     | 1.4  | ms   |
| <b>TRANSMIT LATENCY TIMING</b>            |                                                                                                                  |                 |       |     |      |      |
|                                           | MII Rising edge TX_CLK with assertion TX_EN to SSD symbol on MD                                                  |                 | 205   |     | 233  | ns   |
|                                           | Slave RMII Rising edge XI clock with assertion TX_EN to SSD symbol on MDI                                        |                 | 374   |     | 409  | ns   |
|                                           | Master RMII Rising edge clock with assertion TX_EN to SSD symbol on MDI                                          |                 | 382   |     | 408  | ns   |
|                                           | RGMII Rising edge TX_CLK with assertion TX_CTRL to SSD symbol on MDI                                             |                 | 370   |     | 390  | ns   |
|                                           | First symbol of SGMII to SSD symbol on MDI                                                                       |                 | 420   |     | 456  | ns   |
| <b>RECEIVE LATENCY TIMING</b>             |                                                                                                                  |                 |       |     |      |      |
|                                           | SSD symbol on MDI to MII Rising edge of RX_CLK with assertion of RX_DV                                           |                 | 467   |     | 491  | ns   |
|                                           | SSD symbol on MDI to Slave RMII Rising edge of XI clock with assertion of CRS_DV                                 |                 | 527   |     | 574  | ns   |
|                                           | SSD symbol on MDI to Master RMII Rising edge of Master clock with assertion of CRS_DV                            |                 | 521   |     | 557  | ns   |
|                                           | SSD symbol on MDI to Rising edge of RGMII RX_CLK with assertion of RX_CTRL                                       |                 | 484   |     | 511  | ns   |
|                                           | SSD symbol on MDI to first symbol of SGMII                                                                       |                 | 708   |     | 788  | ns   |
| <b>25 MHz OSCILLATOR REQUIREMENTS</b>     |                                                                                                                  |                 |       |     |      |      |
|                                           | Frequency Tolerance                                                                                              |                 | -100  |     | +100 | ppm  |
|                                           | Rise / Fall Time (10%-90%)                                                                                       |                 |       |     | 8    | ns   |
|                                           | Jitter Tolerance (RMS)                                                                                           |                 |       |     | 25   | ps   |
|                                           | XI Duty Cycle in external clock mode                                                                             |                 | 40    |     | 60   | %    |
| <b>50 MHz OSCILLATOR REQUIREMENTS</b>     |                                                                                                                  |                 |       |     |      |      |
|                                           | Frequency                                                                                                        |                 |       | 50  |      | MHz  |
|                                           | Frequency Tolerance and Stability Over temperature and aging                                                     |                 | - 100 |     | 100  | ppm  |
|                                           | Rise / Fall Time (10% - 90%)                                                                                     |                 |       |     | 4    | ns   |

## 7.6 Timing Requirements (continued)

| PARAMETER                           |                                                              | TEST CONDITIONS | MIN   | NOM | MAX  | UNIT     |
|-------------------------------------|--------------------------------------------------------------|-----------------|-------|-----|------|----------|
|                                     | Duty Cycle                                                   |                 | 35    |     | 65   | %        |
| <b>25 MHz CRYSTAL REQUIREMENTS</b>  |                                                              |                 |       |     |      |          |
|                                     | Frequency                                                    |                 |       | 25  |      | MHz      |
|                                     | Frequency Tolerance and Stability Over temperature and aging |                 | - 100 |     | 100  | ppm      |
|                                     | Equivalent Series Resistance                                 |                 |       |     | 100  | $\Omega$ |
| <b>OUTPUT CLOCK TIMING (25 MHz)</b> |                                                              |                 |       |     |      |          |
|                                     | Frequency (PPM)                                              |                 | -100  |     | 100  | -        |
|                                     | Duty Cycle                                                   |                 | 40    |     | 60   | %        |
|                                     | Rise Time                                                    |                 |       |     | 5000 | ps       |
|                                     | Fall Time                                                    |                 |       |     | 5000 | ps       |
|                                     | Jitter (Short Term)                                          |                 |       |     | 1000 | ps       |
|                                     | Frequency                                                    |                 |       | 25  |      | MHz      |

(1) For supplies with ramp rate longer than 8ms, a RESET pulse will be required after the last supply becomes stable.

## 7.7 Timing Diagrams




图 7-1. MII Timing






图 7-2. RMII Transmit and Receive Timing



**图 7-3. RGMII Transmit Timing (Internal Delay Enabled)**



**图 7-4. RGMII Transmit Timing (Internal Delay Disabled)**




图 7-5. RGMII Receive Timing (Internal Delay Enabled)




图 7-6. RGMII Receive Timing (Internal Delay Disabled)




图 7-7. Serial Management Timing




图 7-8. Power-Up Timing




图 7-9. Reset Timing





图 7-10. WAKE Timing

## 7.8 Typical Characteristics




图 7-11. LED pins VOL (2.5 V)




图 7-12. LED pins VOH (2.5 V)

## 7.8 Typical Characteristics




图 7-13. LED pins VOL (3.3 V)




图 7-14. LED pins VOH (3.3 V)

## 8 Detailed Description

### 8.1 Overview

The DP83TC813S-Q1 is a 100BASE-T1 automotive Ethernet Physical Layer transceiver. It is IEEE 802.3bw compliant and AEC-Q100 qualified for automotive applications. The DP83TC813S-Q1 is interoperable with both BroadR-Reach PHYs and 100BASE-T1 PHYs.

The DP83TC813S-Q1 also supports Open Alliance TC-10 low power mode for additional power savings. The PHY supports WAKE and INH pins for implementing TC-10 functionality in the system.

This device is specifically designed to operate at 100-Mbps speed while meeting stringent automotive EMC limits. The DP83TC813S-Q1 transmits PAM3 ternary symbols at 66.667 MHz over unshielded single twisted-pair cable. It is application flexible; supporting MII, RMII, RGMII, and SGMII in a single 28-pin VQFN wettable flank package.

There is an extensive Diagnostic Tool Kit within the DP83TC813S-Q1 for both in-system use as well as debug, compliance and system prototyping for bring-up. The DP83TC813S-Q1 can meet IEC61000-4-2 Level 4 electrostatic discharge limits and it also includes an on-chip ESD sensor for detecting ESD events in real-time.

## 8.2 Functional Block Diagram




图 8-1. DP83TC813S-Q1

## 8.3 Feature Description

### 备注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing.

### 8.3.1 Diagnostic Tool Kit

The DP83TC813 diagnostic tool kit provides mechanisms for monitoring normal operation, device-level debugging, system-level debugging, fault detection, and compliance testing. This tool kit includes a built-in self-test with PRBS data, various loopback modes, Signal Quality Indicator (SQI), Time Domain Reflectometry (TDR), undervoltage monitor, electrostatic discharge monitor, and IEEE 802.3bw test modes.

#### 8.3.1.1 Signal Quality Indicator

When the DP83TC813S-Q1 is active, the Signal Quality Indicator may be used to determine the quality of link based on SNR readings made by the device. SQI is presented as a 8-level indication. Signal quality indication is accessible through register 0x871. SQI is continuously monitored by the PHY to allow for real-time link signal quality status.

Bits[3:1] in register 0x871 provide SQI value while bits [7:5] provide the worst SQI value since the last read. The SQI value reported in register 0x871[3:1] map directly to the SQI levels required by Open Alliance.

To get the most accurate SQI reporting, use the initialization routine explained in SNLA389 application note.

表 8-1. Signal Quality Indicator

| REG 0x871[3:1] | OPEN ALLIANCE SQI LEVEL | LINK QUALITY          |
|----------------|-------------------------|-----------------------|
| 0x0            | 0 (Worst)               | Poor/ No Link         |
| 0x1            | 1                       |                       |
| 0x2            | 2                       |                       |
| 0x3            | 3                       |                       |
| 0x4            | 4                       | Good / Excellent Link |
| 0x5            | 5                       |                       |
| 0x6            | 6                       |                       |
| 0x7            | 7 (Best)                |                       |

#### 8.3.1.2 Electrostatic Discharge Sensing

Electrostatic discharge is a serious issue for electronic circuits and if not properly mitigated can create short-term issues (signal integrity, link drops, packet loss) as well as long-term reliability faults. The DP83TC813 has robust integrated ESD circuitry and offers an ESD sensing architecture. ESD events can be detected on MDI pins independently for further analysis and debug.

Additionally, the DP83TC813 provides an interrupt status flag; *Register 0x12[11]* is set when an ESD event is logged. This interrupt can be routed to the INT\_N pin using bit[3] of the same register. *Register 0x442[14:9]* store the number of ESD events that have occurred since power-up. Hardware and software resets are ignored by the ESDS register to prevent unwarranted clearing.

#### 8.3.1.3 Time Domain Reflectometry

Time domain reflectometry helps determine the quality of the cable, connectors and terminations in addition to estimating OPEN and SHORT faults along a cable. The DP83TC813-Q1 transmits a test pulse down the attached twisted-pair cable. Transmitted pulses continue down the cable and reflect from each imperfection and fault, allowing the device to measure the time to return and strength (amplitude) of all reflections. This technique enables the DP83TC813-Q1 to identify cable OPENs and SHORTs.

TDR is activated by setting bit[15] in register 0x1E. The procedure is as follows.

- Configure the DP83TC813-Q1 as per the initialization settings from SNLA389 Application Note
- Ensure that the Link Partner connected to the PHY is silent. Link will be down during TDR execution.
- Run the Pre-TDR configuration settings as listed in SNLA389.
- Start TDR by setting register 0x1E[15] to '1'.
- Wait 100ms, read register 0x1E[1:0]
  - If it reads 0b10 then TDR has executed successfully.
- If TDR executed successfully then read register 0x310 to get TDR results.
  - 0x310[8]: 0 = Half Wire Open not detected or 1 = Half Wire Open detected
  - 0x310[7]: 0 = Cable fault not detected or 1 = Cable fault detected
  - 0x310[6]: 0 = Cable fault is OPEN or 1 = Cable fault is SHORT
  - If valid cable fault is detected then 0x310[5:0] will store the location value in meters.

#### 8.3.1.4 Voltage Sensing

The DP83TC813 offers sensors for monitoring voltage at the supply pins. Undervoltage monitoring are always active in the DP83TC813 by default. If an undervoltage condition is detected, interrupt status flag is set in register 0x0013. These interrupts can also be optionally routed to the INT pin using the same register.

The following method must be used to read each sensor.

- Step 1: Program register 0x0467 = 0x6004 ; Initial configuration of monitors
- Step 2: Program register 0x046A = 0x00A3; Enable Monitors
- Step 3: Configure register 0x0468 with the corresponding setting to select the required sensor.
  - VDDA Sensor: Use 0x0468 = 0x0920
  - VSLEEP Sensor: Use 0x0468 = 0x1920
  - VDDMAC Sensor: Use 0x0468 = 0x2920
  - VDDIO Sensor: Use 0x0468 = 0x3920
- Step 4: Read register 0x047B[14:7] and convert this output code to decimal.
- Step 5: Use the output code in the following equations to get the sensor's absolute value. Refer to [表 8-2](#) table for constant values for corresponding sensors.
  - $vdda\_value = 3.3 + (vdda\_output\_code - vdda\_output\_mean\_code) * slope\_vdda\_sensor$
  - $vsleep\_value = 3.3 + (vsleep\_output\_code - vsleep\_output\_mean\_code) * slope\_vsleep\_sensor$
  - $vddmac\_value = 3.3 + (vddmac\_output\_code - vddmac\_output\_mean\_code) * slope\_vddmac\_sensor$
  - $vddio\_value = 3.3 + (vddio\_output\_code - vddio\_output\_mean\_code) * slope\_vddio\_sensor$

**表 8-2. Sensors Constant Values**

| Sensor | Constant                | Value  |
|--------|-------------------------|--------|
| VDDA   | vdda_output_mean_code   | 126    |
|        | slope_vdda_sensor       | 0.0088 |
| VSLEEP | vsleep_output_mean_code | 134    |
|        | slope_vsleep_sensor     | 0.0088 |
| VDDMAC | vddmac_output_mean_code | 205    |
|        | slope_vddmac_sensor     | 0.016  |
| VDDIO  | vddio_output_mean_code  | 205    |
|        | slope_vddio_sensor      | 0.016  |

### 8.3.1.5 BIST and Loopback Modes

DP83TC813 incorporates a data-path's Built-In-Self-Test (BIST) to check the PHY level and system level data-paths. BIST has following integrated features which make the system level data transfer tests (through-put etc) and diagnostics possible without relying on MAC or external data generator hardware/software.

The following features are available in the DP83TC813 which can be used for easy evaluation.

1. Loopback modes
2. Data Generator
  - a. Customizable MAC packets generator
  - b. Transmitted packet counter
  - c. PRBS stream generator
3. Data Checker
  - a. Received MAC packets error checker
  - b. Received packet counter: Counts total packets received and packets received with errors
  - c. PRBS lock and PRBS error checker

#### 8.3.1.5.1 Data Generator and Checker

DP83TC813 supports inbuilt Pseudo-random data generator and checker which can be used in conjunction with Loopback modes to check the data path. Data generator can be programmed to generate either user defined MAC packets or PRBS stream.

Following parameters of generated MAC packets can be configured (refer to registers<0x061B>,register<0x061A> and register<0x0624> for required configuration):

- Packet Length
- Inter-packet gap
- Defined number of packets to be sent or continuous transmission
- Packet data-type: Incremental/Fixed/PRBS
- Number of valid bytes per packet

#### 8.3.1.5.2 xMII Loopback




图 8-2. xMII Loopback Without Data Generator

xMII Loopback is the shallowest loop through the PHY. It is a useful test mode to validate communications between the MAC and the PHY. When in xMII Loopback, data transmitted from a connected MAC on the TX path is internally looped back in the DP83TC813 to the RX pins where it can be checked by the MAC. There is no link indication when in xMII loopback.

#### Enable Loopback

Write register 0x0000 = 0x6100

### Enable data generator/checker for MAC side

Data will be generated externally on the MAC TX pins.

Use the following register settings to enable checker depending on the MAC interface mode.

- For RGMII, write register 0x0619 = 0x1004
- For SGMII, write register 0x0619 = 0x1114
- For RMII, write register 0x0619 = 0x1224
- For MII, write register 0x0619 = 0x1334

### Check incoming data from MAC side

Data can be verified at MAC interface RX pins.

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

### Enable data generator/checker for Cable side

Not applicable as data will be generated externally on the MAC interface TX pins.

### Check data for Cable side

Not applicable as PRBS stream checker works with only internal PRBS generator.

### Other system requirements

Generated data will be going to cable side.

#### 8.3.1.5.3 PCS Loopback




图 8-3. PCS Loopback with data generator




图 8-4. PCS Loopback without data generator

PCS Loopback will loop back data prior to it exiting the PCS and entering the PMA. Data received from the MAC on the transmit path is brought through the digital block within the PHY where it is then routed back to the MAC through the receive path. The DP83TC813 receive PMA circuitry is configured for isolation to prevent contention.

### Enable Loopback

Write register 0x0016 = 0x0102

### Enable data generator/checker for MAC side

Write register 0x0619 = 0x1555

Write register 0x0624 = 0x55BF

### Check incoming data from MAC side

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

### Enable data generator/checker for Cable side

Write register 0x0619 = 0x0557

Write register 0x0624 = 0x55BF

### Check data for Cable side

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
  - a. Bit [7:0] = Number of errors bytes received
  - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

### Other system requirements

Data generate by the internal PRBS will be transmitted over the MDI and the MAC interface.

#### 8.3.1.5.4 Digital Loopback




图 8-5. Digital loopback with data generator




图 8-6. Digital loopback without data generator

Digital Loopback will loop back data prior to it exiting the Digital and entering the AFE. Data received from the MAC on the transmit path is brought through the digital block within the PHY where it is then routed back to the

MAC through the receive path. The DP83TC813 receive Analog circuitry is configured for isolation to prevent contention.

**Enable Loopback**

Write register 0x0016 = 0x0104

**Enable data generator/checker for MAC side**

Write register 0x0619 = 0x1555

Write register 0x0624 = 0x55BF

**Check incoming data from MAC side**

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

**Enable data generator/checker for Cable side**

Write register 0x0619 = 0x0557

Write register 0x0624 = 0x55BF

**Check data for Cable side**

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
  - a. Bit [7:0] = Number of errors bytes received
  - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

**Other system requirements**

Data generate by the internal PRBS will be transmitted over the MDI and the MAC interface.

### 8.3.1.5.5 Analog Loopback




图 8-7. Analog loopback with data generator




图 8-8. Analog loopback without data generator

Analog Loopback uses the echoed signals from the unterminated MDI and decodes these signals in the Hybrid to return the data to the MAC.

#### Enable Loopback

Write register 0x0016 = 0x0108

#### Enable data generator/checker for MAC side

Write register 0x0619 = 0x1555

Write register 0x0624 = 0x55BF

#### Check incoming data from MAC side

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

#### Enable data generator/checker for Cable side

Write register 0x0619 = 0x0557

Write register 0x0624 = 0x55BF

#### Check data for Cable side

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
  - a. Bit [7:0] = Number of errors bytes received
  - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

## Other system requirements

Data generated by the internal PRBS will be transmitted over the MDI and the MAC interface.

### 8.3.1.5.6 Reverse Loopback




图 8-9. Reverse Loopback With Data Generator




图 8-10. Reverse Loopback Without Data Generator

Reverse Loopback receives data on the MDI and passes it through the entire receive block where it is then looped back within the PCS layer to the transmit block. The data is transmitted back out on the MDI to the attached Link Partner. To avoid contention, MAC transmit path is isolated.

## Enable Loopback

Write register 0x0016 = 0x0110

## Enable data generator/checker for MAC side

Use the following register settings to enable checker depending on the MAC interface mode.

- For RGMII, write register 0x0619 = 0x1004
- For SGMII, write register 0x0619 = 0x1114
- For RMII, write register 0x0619 = 0x1224
- For MII, write register 0x0619 = 0x1334

Write register 0x0624 = 0x55BF

## Check incoming data from MAC side

Data can also be checked internally by reading registers 0x063C, 0x063D, 0x063E

### Enable data generator/checker for Cable side

Write register 0x0619 = 0x0557

Write register 0x0624 = 0x55BF

### Check data for Cable side

1. Write register 0x0620[1] = 1'b1
2. Read register 0x620
  - a. Bit [7:0] = Number of errors bytes received
  - b. Bit [8] = PRBS checker lock status on incoming data (1'b1 indicates lock)

Repeat steps 1 and 2 to continuously check error status of incoming data stream.

### Other system requirements

Data generate by the internal PRBS will be transmitted over the MDI and the MAC interface.

### 8.3.2 Compliance Test Modes

#### 备注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing.

There are four PMA compliance test modes required in IEEE 802.3bw, sub-clause 96.5.2, which are all supported by the DP83TC813-Q1. These compliance test modes include: transmitter waveform Power Spectral Density (PSD) mask, amplitude, distortion, 100BASE-T1 Master jitter, 100BASE-T1 Slave jitter, droop, transmitter frequency, frequency tolerance, return loss, and mode conversion.

TX\_TCLK can be routed to CLKOUT/LED\_1 pin for 100BASE-T1 Slave Jitter measurement. This can be enabled via register 0x45F. The device must be configured in Slave mode.

#### 8.3.2.1 Test Mode 1

Test mode 1 evaluates transmitter droop. In test mode 1, the DP83TC813-Q1 transmits ‘+1’ symbols for a minimum of 600 ns followed by ‘-1’ symbols for a minimum of 600 ns. This pattern is repeated continuously until the test mode is disabled.

Test mode 1 is enabled by setting bits[15:13] = 0b001 in the MMD1\_PMA\_TEST\_MODE\_CTRL Register (0x1836).

#### 8.3.2.2 Test Mode 2

Test mode 2 evaluates the transmitter 100BASE-T1 Master mode jitter. In test mode 2, the DP83TC813-Q1 transmits a {+1,-1} data symbol sequence. The transmitter synchronizes the transmitted symbols from the local reference clock.

Test mode 2 is enabled by setting bits[15:13] = 0b010 in MMD1\_PMA\_TEST\_MODE\_CTRL Register (0x1836).

#### 8.3.2.3 Test Mode 4

Test mode 4 evaluates the transmitter distortion. In test mode 4, the DP83TC813-Q1 transmits the sequence of symbols generated by [方程式 1](#):

$$g(x) = 1 + x^9 + x^{11} \quad (1)$$

The bit sequences,  $x0_n$  and  $x1_n$ , are generated from combinations of the scrambler in accordance to [方程式 2](#) and [方程式 3](#):

$$x0_n = \text{Scr}_n[0] \quad (2)$$

$$x1_n = \text{Scr}_n[1] \wedge \text{Scr}_n[4] \quad (3)$$

Example streams of the 3-bit nibbles are shown in 表 8-3.

表 8-3. Transmitter Test Mode 4 Symbol Mapping

| x1n | x0n | PAM3 SYMBOL |
|-----|-----|-------------|
| 0   | 0   | 0           |
| 0   | 1   | +1          |
| 1   | 0   | 0           |
| 1   | 1   | -1          |

Test mode 4 is enabled by setting bits[15:13] = 0b100 in MMD1\_PMA\_TEST\_MODE\_CTRL Register (0x1836).

#### 8.3.2.4 Test Mode 5

Test mode 5 evaluates the transmitter PSD mask. In test mode 5, the DP83TC813-Q1 transmits a pseudo-random sequence of PAM3 symbols.

Test mode 5 is enabled by setting bits[15:13] = 0b101 in MMD1\_PMA\_TEST\_MODE\_CTRL Register (0x1836).

### 8.4 Device Functional Modes




图 8-11. PHY Operation State Diagram

#### 8.4.1 Power Down

When any of the supply rails are below the POR threshold (~0.6V), the PHY is in a power-down state. All digital IOs will remain in high impedance states and analog blocks are disabled. PMA termination is not present when powered down.

#### 8.4.2 Reset

Reset is activated upon power-up, when  $\overline{\text{RESET}}$  is pulled LOW (for the minimum reset pulse time) or if hardware reset is initiated by setting bit[15] in register 0x1F. All digital circuitry is cleared along with register settings during

reset. Once reset completes, device bootstraps are re-sampled and associated bootstrap registers are set accordingly. PMA termination is not present in reset.

#### 8.4.3 Standby

The device (100BASE-T1 Master mode only) automatically enters into standby post power-up and reset so long that all supplies including VSLEEP are available and the device is bootstrapped for managed operation.

In standby, all PHY functions are operational except for PCS and PMA blocks. The PMA termination is also not present. Link establishment is not possible in standby and data cannot be transmitted or received. SMI functions are operational and register configurations are maintained.

If the device is configured for autonomous operation through bootstrap setting, the PHY automatically switches to normal operation once POR is complete.

#### 8.4.4 Normal

Normal mode can be entered from either autonomous or managed operation. When in autonomous operation, the PHY will automatically try to establish a link with a valid Link Partner once POR is complete.

In managed operation, SMI access is required to allow the device to exit standby (100BASE-T1 Master mode only); commands issued through the SMI allow the device to exit standby and enables both the PCS and PMA blocks. All device features are operational in normal mode.

Autonomous operation can be enabled through SMI access by setting bit[6] in the register 0x18B.

#### 8.4.5 Sleep Ack

When the PHY receives low power sleep requests from the link partner, it enters Sleep Ack mode. In this mode, the PHY allows 8ms for the MAC to decide if TC-10 sleep mode must be enabled or not. If the MAC decides to allow TC-10, the PHY proceeds to the next step in TC-10 state machine. However, the MAC can decide to abort TC-10 and the PHY returns to Normal mode. TC10 can be aborted via register setting by disabling TC10 or via GPIO. If TC10 is aborted by disabling TC10 feature, then it is recommended to re-enable TC10 feature once the sleep request has been aborted.

#### 8.4.6 Sleep Request

Sleep request is entered when switching from normal mode to sleep mode. This is an intermediate state and is used to for a smooth transition into sleep mode. In sleep request mode, the PHY transmits LPS code-groups, informing the Link Partner that sleep is requested.

PHY sleep\_rqst\_timer (default = 16ms) begins once the PHY enters into sleep request mode. LPS decoding at the Link Partner will trigger the LPS RECEIVED interrupt. In sleep request state device waits for Link Partner to send LPS symbols. Once LPS symbols are received by the device, it transitions to SLEEP\_SILENT state. If the sleep\_rqst\_timer expires before device receives LPS codes, the device enters SLEEP FAIL state. .

#### 8.4.7 Sleep Fail

The PHY enters sleep fail mode if the Sleep\_rqst\_timer expires when in sleep\_request state or sleep\_silent state.. This indicates that the link partner has not entered sleep mode. After entering sleep fail mode, the PHY transitions to Normal mode.

#### 8.4.8 Sleep

If sleep enable is set, the PHY transitions to sleep mode after the MDI line goes silent when in sleep\_silent state; however, if sleep enable is not set, the device transitions to standby after the MDI line goes silent. By default, sleep enable is set. Once in sleep mode, all PHY blocks are disabled except for energy detection on the MDI. All register configurations are lost in sleep mode. No link can be established, data cannot be transmitted or received and SMI access is not available when in sleep mode.

---

#### 备注

When the PHY is in Sleep mode, the MAC interface must not be driven by the Ethernet MAC.

---

#### 8.4.9 Wake-Up

The user can wake up the DP83TC813S-Q1 remotely through energy detection on the MDI or locally using the WAKE pin. For local wake, the WAKE pin must be pulled HIGH. If the WAKE pin is tied LOW, the PHY will only exit sleep if energy is detected on the MDI.

#### 8.4.10 TC10 System Example

The following block diagrams explain how TC10 sleep and wake function works in a system.




图 8-12. TC10 System Example - Remote Wake




图 8-13. TC10 System Example - Local Wake

## Remote Wake Up

For remote wake up, the initial state of the system is TC10 sleep. Core voltages to the PHY and MAC are turned off but the VSLEEP of the PHY is present. At some time, wake-up pulses (WUP) are received on the MDI lines. The PHY receives the message and if it's a valid sequence then the PHY wakes up and drives INH pin HIGH. INH pin is used as enable input to voltage regulator (e.g. LDO). Voltage regulators turn on and supply power to a power management device. The power management device then supplies power to the PHY, MAC, and any other devices on the system. The whole system powers up and becomes operational.

## Wake Forwarding

DP83TC813-Q1

support wake forwarding feature. When the device received Wake-Up Requests (WUR) or Wake-Up Pulses (MDI) on the MDI then the PHY will transmit an 40µs high pulse on the WAKE pin. This can be used to wake-up any other PHYs on the system that are in TC-10 sleep.

### Local Wake Up

For local wake, it is assumed that some portion of the system is already active and the PHY is in TC10 sleep. As an example, the system might have micro-controller in active mode to control the WAKE pin of the PHY. When the MCU wants to wake up the PHY from TC10 sleep, it raises the WAKE pin to 3.3V to send a wake pulse (min. 40 µs). The PHY wakes up and drives INH pin HIGH. INH pin is used as enable input to voltage regulator (e.g. LDO). Voltage regulator turns on and supplies power to a power management device. The power management device then supplies power to the PHY. Any other device on the system that depends on the PHY wake up can now be powered up and the system becomes operational.

### Local Sleep

When the PHY is in normal operational mode and the MAC needs to put it in TC10 sleep, it initiates the TC10 sleep process via SMI on the PHY. DP83TC813-Q1 then sends LPS signals on MDI to the link partner. If the link partner also agrees to enter TC10 sleep, the host PHY enters TC10 sleep. It then releases the INH pin and it gets pulled low through the external pull down resistor. Voltage regulator that uses INH pin as enable input will be turned off. PHY, MAC, and any other devices that are dependent on the voltage regulator will be turned off. The PHY will still have VSLEEP voltage present and continue to stay in TC10 sleep.

## 8.4.11 Media Dependent Interface

### 8.4.11.1 100BASE-T1 Master and 100BASE-T1 Slave Configuration

100BASE-T1 Master and 100BASE-T1 Slave are configured using either hardware bootstraps or through register access.

RX\_D3 controls the 100BASE-T1 Master and 100BASE-T1 Slave bootstrap configuration. By default, 100BASE-T1 Slave mode is configured because there is an internal pulldown resistor on LED\_0 pin. If 100BASE-T1 Master mode configuration through hardware bootstrap is preferred, an external pullup resistor is required.

Additionally, bit[14] in the **MMD1\_PMA\_CTRL\_2 Register (Address 0x1834)** controls the 100BASE-T1 Master and 100BASE-T1 Slave configuration. When this bit is set, 100BASE-T1 Master mode is enabled.

### 8.4.11.2 Auto-Polarity Detection and Correction

During the link training process, the DP83TC813-Q1 100BASE-T1 Slave device is able to detect polarity reversal and automatically corrects the error. If polarity reversal is detected, the 100BASE-T1 Slave will invert its own transmitted signals to account for the error and ensure compatibility with the 100BASE-T1 Master. Polarity at the 100BASE-T1 Master is always observed as correct because polarity detection and correction is handled entirely by the 100BASE-T1 Slave.

Auto-polarity correction may be disabled in cases where it is not required. Disabling of auto-polarity correction is achieved via register 0x0553.

### 8.4.11.3 Jabber Detection

The jabber function prevents the PCS Receive state machine from locking up into a DATA state if the End-of-Stream Delimiters, ESD1 and ESD2, are never detected or received within the rcv\_max\_timer. When the maximum receive DATA state timer expires, the PCS Receive state machine is reset and transitions into IDLE state. IEEE 802.3bw specifies that jabber timeout be set to 1.08 ms ± 54 µs. By default, jabber timeout in the DP83TC813 is set to 1.1 ms. This timer is configurable in *Register 0x496[10:0]*.

### 8.4.11.4 Interleave Detection

The interleave function allows for the DP83TC813-Q1 to detect and de-interleave the serial stream from a connected link partner. The two possible interleave sequences of ternary symbols include: (TA<sub>n</sub>, TB<sub>n</sub>) or (TB<sub>n</sub>, TA<sub>n</sub>).

## 8.4.12 MAC Interfaces

### 8.4.12.1 Media Independent Interface

The Media Independent Interface (MII) is a synchronous 4-bit wide nibble data interface that connects the PHY to the MAC. The MII is fully compliant with IEEE 802.3-2015 clause 22. The PHY has internal series termination resistors on MII output pins including TX\_CLK output when the PHY is operating in MII mode. In this mode, it is recommended to not leave the MII-TX pins floating or High-Z.

The MII signals are summarized in 表 8-4:

表 8-4. MII Signals

| FUNCTION        | PINS         |
|-----------------|--------------|
| Data Signals    | TX_D[3:0]    |
|                 | RX_D[3:0]    |
| Control Signals | TX_EN, TX_ER |
|                 | RX_DV, RX_ER |
| Clock Signals   | TX_CLK       |
|                 | RX_CLK       |




图 8-14. MII Signaling

表 8-5. MII Transmit Encoding

| TX_EN | TX_ER | TX_D[3:0]         | DESCRIPTION                |
|-------|-------|-------------------|----------------------------|
| 0     | 0     | 0000 through 1111 | Normal Inter-Frame         |
| 0     | 1     | 0000 through 1111 | Reserved                   |
| 1     | 0     | 0000 through 1111 | Normal Data Transmission   |
| 1     | 1     | 0000 through 1111 | Transmit Error Propagation |

表 8-6. MII Receive Encoding

| RX_DV | RX_ER | RX_D[3:0]         | DESCRIPTION                |
|-------|-------|-------------------|----------------------------|
| 0     | 0     | 0000 through 1111 | Normal Inter-Frame         |
| 0     | 1     | 0000              | Normal Inter-Frame         |
| 0     | 1     | 0001 through 1101 | Reserved                   |
| 0     | 1     | 1110              | False Carrier Indication   |
| 0     | 1     | 1111              | Reserved                   |
| 1     | 0     | 0000 through 1111 | Normal Data Reception      |
| 1     | 1     | 0000 through 1111 | Data Reception with Errors |

#### 8.4.12.2 Reduced Media Independent Interface

The DP83TC813-Q1 incorporates the Reduced Media Independent Interface (RMII) as defined in the RMII Revision 1.2 and 1.0 from the RMII consortium. The purpose of this interface is to provide a reduced pin count alternative to the IEEE 802.3u MII as specified in Clause 22. Architecturally, the RMII specification provides an additional reconciliation layer on either side of the MII, but can be implemented in the absence of an MII.

The DP83TC813-Q1 offers two types of RMII operations: RMII Slave and RMII Master. In RMII Slave Mode, the DP83TC813-Q1 operates off a 50-MHz CMOS-level oscillator, which is either provided by the MAC or synchronous to the MAC's reference clock. In RMII Master operation, the DP83TC813-Q1 operates off of either a 25-MHz CMOS-level oscillator connected to XI pin or a 25-MHz crystal connected across XI and XO pins. When bootstrapping to RMII Master Mode, a 50-MHz output clock will automatically be enabled on RX\_D3. This 50-MHz output clock must be routed to the MAC.

The RMII specification has the following characteristics:

- Single clock reference shared between MAC and PHY
- Provides independent 2-bit wide transmit and receive data paths

In this mode, data transfers are two bits for every clock cycle using the 50-MHz reference clock for both transmit and receive paths.

The RMII signals are summarized in 表 8-7:

表 8-7. RMII Signals

| FUNCTION        | PINS      |
|-----------------|-----------|
| Data Signals    | TX_D[1:0] |
|                 | RX_D[1:0] |
| Control Signals | TX_EN     |
|                 | CRS_DV    |




图 8-15. RMII Signaling

表 8-8. RMII Transmit Encoding

| TX_EN | TX_D[1:0]     | DESCRIPTION              |
|-------|---------------|--------------------------|
| 0     | 00 through 11 | Normal Inter-Frame       |
| 1     | 00 through 11 | Normal Data Transmission |

表 8-9. RMII Receive Encoding

| CRS_DV | RX_ER | RX_D[1:0]     | DESCRIPTION                |
|--------|-------|---------------|----------------------------|
| 0      | 0     | 00 through 11 | Normal Inter-Frame         |
| 0      | 1     | 00            | Normal Inter-Frame         |
| 0      | 1     | 01 through 11 | Reserved                   |
| 1      | 0     | 00 through 11 | Normal Data Reception      |
| 1      | 1     | 00 through 11 | Data Reception with Errors |

**RMII Slave:** Data on TX\_D[1:0] are latched at the PHY with reference to the rising edge of the reference clock at the XI pin. Data is presented on RX\_D[1:0] with reference to the same rising clock edges at the XI pin.

**RMII Master:** Data on TX\_D[1:0] are latched at the PHY with reference to the rising edge of the reference clock at the RX\_D3 pin. Data is presented on RX\_D[1:0] with reference to the same rising clock edges at the RX\_D3 pin.

The DP83TC813-Q1 RMII supplies an RX\_DV signal, which provides a simpler method to recover receive data without the need to separate RX\_DV from the CRS\_DV indication. RX\_ER is also supported even though it is not required by the RMII specification.

RMII includes a programmable FIFO to adjust for the frequency differences between the reference clock and the recovered clock. The programmable FIFO, located in the register 0x0011[9:8] and register 0x0648[9:7], minimizes internal propagation delay based on expected maximum packet size and clock accuracy.

#### 8.4.12.3 Reduced Gigabit Media Independent Interface

The DP83TC813-Q1 also supports Reduced Gigabit Media Independent Interface (RGMII) as specified by RGMII version 2.0 with LVCMOS. RGMII is designed to reduce the number of pins required to connect MAC and PHY. To accomplish this goal, the control signals are multiplexed. Both rising and falling edges of the clock are used to sample the control signal pin on transmit and receive paths. Data is samples on just the rising edge of the clock. For 100-Mbps operation, RX\_CLK and TX\_CLK operate at 25 MHz.

The RGMII signals are summarized in 表 8-10:

表 8-10. RGMII Signals

| FUNCTION        | PINS      |
|-----------------|-----------|
| Data Signals    | TX_D[3:0] |
|                 | RX_D[3:0] |
| Control Signals | TX_CTRL   |
|                 | RX_CTRL   |
| Clock Signals   | TX_CLK    |
|                 | RX_CLK    |




图 8-16. RGMII Connections

表 8-11. RGMII Transmit Encoding

| TX_CTRL<br>(POSITIVE EDGE) | TX_CTRL<br>(NEGATIVE EDGE) | TX_D[3:0]         | DESCRIPTION                |
|----------------------------|----------------------------|-------------------|----------------------------|
| 0                          | 0                          | 0000 through 1111 | Normal Inter-Frame         |
| 0                          | 1                          | 0000 through 1111 | Reserved                   |
| 1                          | 0                          | 0000 through 1111 | Normal Data Transmission   |
| 1                          | 1                          | 0000 through 1111 | Transmit Error Propagation |

表 8-12. RGMII Receive Encoding

| RX_CTRL<br>(POSITIVE EDGE) | RX_CTRL<br>(NEGATIVE EDGE) | RX_D[3:0]         | DESCRIPTION                |
|----------------------------|----------------------------|-------------------|----------------------------|
| 0                          | 0                          | 0000 through 1111 | Normal Inter-Frame         |
| 0                          | 1                          | 0000 through 1101 | Reserved                   |
| 0                          | 1                          | 1110              | False Carrier Indication   |
| 0                          | 1                          | 1111              | Reserved                   |
| 1                          | 0                          | 0000 through 1111 | Normal Data Reception      |
| 1                          | 1                          | 0000 through 1111 | Data Reception with Errors |

During packet reception, RX\_CLK may be stretched on either the positive or negative pulse to accommodate the transition from the internal free running clock to a recovered clock (data synchronous). Data may be duplicated

on the falling edge of the clock because double data rate (DDR) is only required for 1-Gbps operation, which is not supported by the DP83TC813-Q1.

The DP83TC813-Q1 supports in-band status indication to help simplify link status detection. Inter-frame signals on RX\_D[3:0] pins as specified in 表 8-13.

表 8-13. RGMII In-Band Status

| RX_CTRL                                                                | RX_D3                                                       | RX_D[2:1]                                                                                  | RX_D0                                                                         |
|------------------------------------------------------------------------|-------------------------------------------------------------|--------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|
| 00<br><b>Note:</b><br>In-band status is only valid when RX_CTRL is low | <b>Duplex Status:</b><br>0 = Half-Duplex<br>1 = Full-Duplex | <b>RX_CLK Clock Speed:</b><br>00 = 2.5 MHz<br>01 = 25 MHz<br>10 = 125 MHz<br>11 = Reserved | <b>Link Status:</b><br>0 = Link not established<br>1 = Valid link established |

#### 8.4.12.4 Serial Gigabit Media Independent Interface

The Serial Gigabit Media Independent Interface (SGMII) provides a means for data transfer between MAC and PHY with significantly less signal pins (4 pins) compared to MII (14 pins), RMII (7 pins) or RGMII (12 pins). SGMII uses low-voltage differential signaling (LVDS) to reduce emissions and improve signal quality.

The DP83TC813 SGMII is capable of operating in 4-wire. SGMII is configurable through hardware bootstraps. In 4-wire operation, two differential pairs are used to transmit and receive data. Clock and data recovery are performed in the MAC and in the PHY.

Because the DP83TC813 operates at 100-Mbps, the 1.25-Gbps rate of the SGMII is excessive. The SGMII specification allows for 100-Mbps operation by replicating each byte within a frame 10 times. Frame elongation takes place above the IEEE 802.3 PCS layer, which prevents the start-of-frame delimiter from appearing more than once.

Because the DP83TC813 only supports 100-Mbps speed, SGMII Auto-Negotiation can be disabled by setting bit[0] = 0b0 in the *Register 0x608*.

The SGMII signals are summarized in 表 8-14.

表 8-14. SGMII Signals

| FUNCTION     | PINS       |
|--------------|------------|
| Data Signals | TX_M, TX_P |
|              | RX_M, RX_P |




图 8-17. SGMII Connections

### 8.4.13 Serial Management Interface

The Serial Management Interface (SMI) provides access to the DP83TC813S-Q1 internal register space for status information and configuration. The SMI frames and base registers are compatible with IEEE 802.3 clause 22. The implemented register set consists of the registers required by the IEEE 802.3 plus several others to provide additional visibility and controllability of the DP83TC813S-Q1. Additionally, the DP83TC813S-Q1 includes control and status registers added to clause 45 as defined by IEEE 802.3bw. Access to clause 45 register field is achieved using clause 22 access.

The SMI includes the management clock (MDC) and the management input and output data pin (MDIO). MDC is sourced by the external management entity, also called Station (STA), and can run at a maximum clock rate of 24 MHz. MDC is not expected to be continuous, and can be turned off by the external management entity when the bus is idle.

MDIO is sourced by the external management entity and by the PHY. The data on the MDIO pin is latched on the rising edge of the MDC. MDIO pin requires a pullup resistor (2.2 KΩ), which pulls MDIO high during IDLE and turnaround.

Up to 9 DP83TC813S-Q1 PHYs can share a common SMI bus. To distinguish between the PHYs, a 4-bit address is used. During power-up-reset, the DP83TC813S-Q1 latches the PHYAD[3:0] configuration pins to determine its address.

The management entity must not start an SMI transaction in the first cycle after power-up-reset. To maintain valid operation, the SMI bus must remain inactive at least one MDC cycle after hard reset is deasserted. In normal MDIO transactions, the register address is taken directly from the management-frame reg\_addr field, thus allowing direct access to 32 16-bit registers (including those defined in IEEE 802.3 and vendor specific). The data field is used for both reading and writing. The Start code is indicated by a <01> pattern. This pattern makes sure that the MDIO line transitions from the default idle line state. Turnaround is defined as an idle bit time inserted between the Register Address field and the Data field. To avoid contention during a read transaction, no device may actively drive the MDIO signal during the first bit of turnaround. The addressed

DP83TC813S-Q1 drives the MDIO with a zero for the second bit of turnaround and follows this with the required data.

For write transactions, the station-management entity writes data to the addressed DP83TC813S-Q1, thus eliminating the requirement for MDIO Turnaround. The turnaround time is filled by the management entity by inserting <10>.

**表 8-15. SMI Protocol Structure**

| SMI PROTOCOL    | <idle> <start> <op code> <device address> <reg address> <turnaround> <data> <idle> |
|-----------------|------------------------------------------------------------------------------------|
| Read Operation  | <idle><01><10><AAAA><RRRR><Z0><XXXX XXXX XXXX XXXX><idle>                          |
| Write Operation | <idle><01><01><AAAA><RRRR><10><XXXX XXXX XXXX XXXX><idle>                          |

#### 8.4.14 Direct Register Access

Direct register access can be used for the first 31 registers (0x0 through 0x1F).

#### 8.4.15 Extended Register Space Access

The DP83TC813S-Q1 SMI function supports read and write access to the extended register set using registers REGCR (0xD) and ADDAR (0xE) and the MDIO Manageable Device (MMD) indirect method defined in IEEE 802.3ah Draft for Clause 22 for accessing the Clause 45 extended register set.

REGCR (0xD) is the MDIO Manageable MMD access control. In general, register REGCR[4:0] is the device address DEVAD that directs any accesses of ADDAR (0xE) register to the appropriate MMD.

The DP83TC813S-Q1 supports 3 MMD device addresses:

1. DEVAD[4:0] = 11111 is used for general MMD register accesses for IEEE defined registers as well as vendor defined registers.
2. DEVAD[4:0] = 00001 is used for 100BASE-T1 PMA MMD register accesses. Register names for registers accessible at this device address are preceded by MMD1.
3. DEVAD[4:0] = 00011 is used for vendor specific registers. This registers space is called MMD3.

All accesses through register REGCR and ADDAR must use the correct DEVAD. Transactions with other DEVADs are ignored. REGCR[15:14] holds the access function: address (00), data with no post increment (01), data with post increment on read and writes (10) and data with post increment on writes only (11).

- ADDAR is the address and data MMD register. ADDAR is used in conjunction with REGCR to provide the access to the extended register set. If register REGCR[15:14] is (00), then ADDAR holds the address of the extended address space register. Otherwise, ADDAR holds the data as indicated by the contents of its address register. When REGCR[15:14] is set to (00), accesses to register ADDAR modify the extended register set address register. This address register must always be initialized to access any of the registers within the extended register set.
- When REGCR[15:14] is set to (01), accesses to register ADDAR access the register within the extended register set selected by the value in the address register.
- When REGCR[15:14] is set to (10), access to register ADDAR access the register within the extended register set selected by the value in the address register. After that access is complete, for both reads and writes, the value in the address register is incremented.
- When REGCR[15:14] is set to (11), access to register ADDAR access the register within the extended register set selected by the value in the address register. After that access is complete, for write access only, the value in the address register is incremented. For read accesses, the value of the address register remains unchanged.

The following sections describe how to perform operations on the extended register set using register REGCR and ADDAR.

#### 8.4.16 Write Address Operation

To set the address register:

1. Write the value 0x1F (address function field = 00, DEVAD = '11111') to register REGCR.
2. Write the register address to register ADDAR.

Subsequent writes to register ADDAR (step 2) continue to write the address register.

#### **8.4.16.1 MMD1 - Write Address Operation**

For writing register addresses within MMD1 field:

1. Write the value 0x1 (address function field = 00, DEVAD = '00001') to register REGCR.
2. Write the register address to register ADDAR.

#### **8.4.17 Read Address Operation**

To read the address register:

1. Write the value 0x1F (address function field = 00, DEVAD = '11111') to register REGCR.
2. Read the register address from register ADDAR.

Subsequent reads to register ADDAR (step 2) continue to read the address register.

#### **8.4.17.1 MMD1 - Read Address Operation**

For reading register addresses within MMD1 field:

1. Write the value 0x1 (address function field = 00, DEVAD = '00001') to register REGCR.
2. Read the register address from register ADDAR.

#### **8.4.18 Write Operation (No Post Increment)**

To write a register in the extended register set:

1. Write the value 0x1F (address function field = 00, DEVAD = '11111') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x401F (data, no post increment function field = 01, DEVAD = '11111') to register REGCR.
4. Write the content of the desired extended register set to register ADDAR.

Subsequent writes to register ADDAR (step 4) continue to rewrite the register selected by the value in the address register.

---

#### **备注**

Steps (1) and (2) can be skipped if the address register was previously configured.

---

#### **8.4.18.1 MMD1 - Write Operation (No Post Increment)**

To write a register in the MMD1 extended register set:

1. Write the value 0x1 (address function field = 00, DEVAD = '00001') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x4001 (data, no post increment function field = 01, DEVAD = '00001') to register REGCR.
4. Write the content of the desired extended register set to register ADDAR.

#### **8.4.19 Read Operation (No Post Increment)**

To read a register in the extended register set:

1. Write the value 0x1F (address function field = 00, DEVAD = '11111') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x401F (data, no post increment function field = 01, DEVAD = '11111') to register REGCR.
4. Read the content of the desired extended register set in register ADDAR.

Subsequent reads to register ADDAR (step 4) continue to reading the register selected by the value in the address register.

---

#### **备注**

Steps (1) and (2) can be skipped if the address register was previously configured.

---

#### **8.4.19.1 MMD1 - Read Operation (No Post Increment)**

To read a register in the MMD1 extended register set:

1. Write the value 0x1 (address function field = 00, DEVAD = '00001') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x4001 (data, no post increment function field = 01, DEVAD = '00001') to register REGCR.
4. Read the content of the desired extended register set in register ADDAR.

#### **8.4.20 Write Operation (Post Increment)**

To write a register in the extended register set with post increment:

1. Write the value 0x1F (address function field = 00, DEVAD = '11111') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x801F (data, post increment function field = 10, DEVAD = '11111') or the value 0xC01F (data, post increment on writes function field = 11, DEVAD = '11111') to register REGCR.
4. Write the content of the desired extended register set to register ADDAR.

Subsequent writes to register ADDAR (step 4) write the next higher addressed data register selected by the value of the address register; the address register is incremented after each access.

##### **8.4.20.1 MMD1 - Write Operation (Post Increment)**

To write a register in the MMD1 extended register set with post increment:

1. Write the value 0x1 (address function field = 00, DEVAD = '00001') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x8001 (data, post increment function field = 10, DEVAD = '00001') or the value 0xC001 (data, post increment on writes function field = 11, DEVAD = '00001') to register REGCR.
4. Write the content of the desired extended register set to register ADDAR.

#### **8.4.21 Read Operation (Post Increment)**

To read a register in the extended register set and automatically increment the address register to the next higher value following the write operation:

1. Write the value 0x1F (address function field = 00, DEVAD = '11111') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x801F (data, post increment function field = 10, DEVAD = '11111') to register REGCR.
4. Read the content of the desired extended register set in register ADDAR.

Subsequent reads to register ADDAR (step 4) read the next higher addressed data register selected by the value of the address register; the address register is incremented after each access.

##### **8.4.21.1 MMD1 - Read Operation (Post Increment)**

To read a register in the MMD1 extended register set and automatically increment the address register to the next higher value following the write operation:

1. Write the value 0x1 (address function field = 00, DEVAD = '00001') to register REGCR.
2. Write the desired register address to register ADDAR.
3. Write the value 0x8001 (data, post increment function field = 10, DEVAD = '00001') to register REGCR.
4. Read the content of the desired extended register set in register ADDAR.

## 8.5 Programming

### 8.5.1 Strap Configuration

The DP83TC813S-Q1 uses functional pins as strap options to place the device into specific modes of operation. The values of these pins are sampled at power up and hardware reset (through either the **RESET** pin or register access). Some strap pins support 3 levels and some strap pins support 2 levels, which are described in greater detail below. PHY address straps, RX\_DV/RX\_CTRL and RX\_ER, are 3-level straps while all other straps are two levels. Configuration of the device may be done through strapping or through serial management interface.

#### 备注

Because strap pins are functional pins after reset is deasserted, they must not be connected directly to VDDIO or VDDMAC or GND. Either pullup resistors, pulldown resistors, or both are required for proper operation.

#### 备注

When using VDDMAC and VDDIO separately, it is important to connect strap resistors to the correct voltage rail. Each pin's voltage domain is listed in the 表 8-18 table below.




图 8-18. Strap Circuit

$R_{pullDn}$  value is included in the Electrical Characteristics table of the data sheet.

表 8-16. Recommended 3-Level Strap Resistor Ratios for PHY Address

| MODE <sup>3</sup> | IDEAL RH (k $\Omega$ ) (VDDIO = 3.3V) <sup>1</sup> | IDEAL RH (k $\Omega$ ) (VDDIO = 2.5V) <sup>2</sup> | IDEAL RH (k $\Omega$ ) (VDDIO = 1.8V) <sup>1</sup> |
|-------------------|----------------------------------------------------|----------------------------------------------------|----------------------------------------------------|
| 1                 | OPEN                                               | OPEN                                               | OPEN                                               |
| 2                 | 13                                                 | 12                                                 | 4                                                  |
| 3                 | 4.5                                                | 2                                                  | 0.8                                                |

1. Strap resistors with 10% tolerance.
2. Strap resistors with 1% tolerance.
3. RL is optional and can be added if voltage on bootstrap pins needs to be adjusted.

表 8-17. Recommended 2-Level Strap Resistors

| MODE | IDEAL RH (kΩ) <sup>1, 2</sup> |
|------|-------------------------------|
| 1    | OPEN                          |
| 2    | 2.49                          |

1. Strap resistors with up to 10% tolerance can be used.
2. To gain more margin in customer application for 1.8V VDDIO, either 2.1 kΩ +/-10% pull-up can be used or resistor accuracy of 2.49 kΩ resistor can be limited to 1%.

The following table describes the PHY configuration bootstraps:

表 8-18. Bootstraps

| PIN NAME          | PIN NO. | DOMAIN | DEFAULT MODE | STRAP FUNCTION |           |           | DESCRIPTION                                          |
|-------------------|---------|--------|--------------|----------------|-----------|-----------|------------------------------------------------------|
| RX_DV/<br>RX_CTRL | 13      | VDDMAC | 1            | MODE           | PHY_AD[0] | PHY_AD[2] | PHY_AD: PHY Address ID                               |
|                   |         |        |              | 1              | 0         | 0         |                                                      |
|                   |         |        |              | 2              | 0         | 1         |                                                      |
|                   |         |        |              | 3              | 1         | 1         |                                                      |
| RX_ER             | 21      | VDDMAC | 1            | MODE           | PHY_AD[1] | PHY_AD[3] | PHY_AD: PHY Address ID                               |
|                   |         |        |              | 1              | 0         | 0         |                                                      |
|                   |         |        |              | 2              | 0         | 1         |                                                      |
|                   |         |        |              | 3              | 1         | 1         |                                                      |
| RX_CLK            | 28      | VDDMAC | 1            | MODE           | AUTO      |           | AUTO: Autonomous Disable.                            |
|                   |         |        |              | 1              | 0         |           |                                                      |
|                   |         |        |              | 2              | 1         |           |                                                      |
| RX_D0             | 27      | VDDMAC | 1            | MODE           | MAC[0]    |           | MAC: MAC Interface Selection                         |
|                   |         |        |              | 1              | 0         |           |                                                      |
|                   |         |        |              | 2              | 1         |           |                                                      |
| RX_D1             | 26      | VDDMAC | 1            | MODE           | MAC[1]    |           | MAC: MAC Interface Selection                         |
|                   |         |        |              | 1              | 0         |           |                                                      |
|                   |         |        |              | 2              | 1         |           |                                                      |
| RX_D2             | 25      | VDDMAC | 1            | MODE           | MAC[2]    |           | MAC: MAC Interface Selection                         |
|                   |         |        |              | 1              | 0         |           |                                                      |
|                   |         |        |              | 2              | 1         |           |                                                      |
| RX_D3             | 24      | VDDMAC | 1            | MODE           | MS        |           | MS: 100BASE-T1 Master and 100BASE-T1 Slave Selection |
|                   |         |        |              | 1              | 0         |           |                                                      |
|                   |         |        |              | 2              | 1         |           |                                                      |

备注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing. Managed mode strap option is recommended to prevent the link up process from initiating while the software configuration from SNLA389 is being executed. Once the software configuration is completed, the PHY can be removed from Managed mode by setting bit 0x018B[6] to '0'

表 8-19. 100BASE-T1 Master and 100BASE-T1 Slave Selection Bootstrap

| MS | DESCRIPTION                     |
|----|---------------------------------|
| 0  | 100BASE-T1 Slave Configuration  |
| 1  | 100BASE-T1 Master Configuration |

表 8-20. Autonomous Mode Bootstrap

| AUTO | DESCRIPTION                                                                                |
|------|--------------------------------------------------------------------------------------------|
| 0    | Autonomous Mode, PHY able to establish link after power-up                                 |
| 1    | Managed Mode, PHY must be allowed to establish link after power-up based on register write |

表 8-21. MAC Interface Selection Bootstraps

| MAC[2] | MAC[1] | MAC[0] | DESCRIPTION                           |
|--------|--------|--------|---------------------------------------|
| 0      | 0      | 0      | SGMII (4-wire) <sup>(1)</sup>         |
| 0      | 0      | 1      | MII                                   |
| 0      | 1      | 0      | RMII Slave                            |
| 0      | 1      | 1      | RMII Master                           |
| 1      | 0      | 0      | RGMII (Align Mode)                    |
| 1      | 0      | 1      | RGMII (TX Internal Delay Mode)        |
| 1      | 1      | 0      | RGMII (TX and RX Internal Delay Mode) |
| 1      | 1      | 1      | RGMII (RX Internal Delay Mode)        |

(1) SGMII strap mode is only available on 'S' type device variant. For 'R' type device variant, this strap mode is RESERVED

表 8-22. PHY Address Bootstraps

| PHY_AD[3:0] | RX_CTRL STRAP MODE | RX_ER STRAP MODE | DESCRIPTION 节 8.5.1        |
|-------------|--------------------|------------------|----------------------------|
| 0000        | 1                  | 1                | PHY Address: 0b00000 (0x0) |
| 0001        | -                  | -                | NA                         |
| 0010        | -                  | -                | NA                         |
| 0011        | -                  | -                | NA                         |
| 0100        | 2                  | 1                | PHY Address: 0b00100 (0x4) |
| 0101        | 3                  | 1                | PHY Address: 0b00101 (0x5) |
| 0110        | -                  | -                | NA                         |
| 0111        | -                  | -                | NA                         |
| 1000        | 1                  | 2                | PHY Address: 0b01000 (0x8) |
| 1001        | -                  | -                | NA                         |
| 1010        | 1                  | 3                | PHY Address: 0b01010 (0xA) |
| 1011        | -                  | -                | NA                         |
| 1100        | 2                  | 2                | PHY Address: 0b01010 (0xC) |
| 1101        | 3                  | 2                | PHY Address: 0b01011 (0xD) |
| 1110        | 2                  | 3                | PHY Address: 0b01110 (0xE) |
| 1111        | 3                  | 3                | PHY Address: 0b01111 (0xF) |

### 8.5.2 LED Configuration

The DP83TC813S-Q1 supports 1 configurable LED pin (LED\_1) which also doubles up as a clock output pin (CLKOUT). Several functions can be multiplexed onto the LEDs for different modes of operation. LED operations are selected using registers 0x0450.

Because the LED output pins are also used as strap pins, external components required for strapping and the user must consider the LED usage to avoid contention. Specifically, when the LED outputs are used to drive LEDs directly, the active state of each output driver is dependent on the logic level sampled by the corresponding input upon power up or hardware reset.

图 8-19 shows the two proper ways of connecting LEDs directly to the DP83TC813S-Q1 .




图 8-19. Example Strap Connections

### 8.5.3 PHY Address Configuration

The DP83TC813S-Q1 can be set to respond to any of 9 possible PHY addresses through bootstrap pins. The PHY address is latched into the device upon power-up or hardware reset. Each PHY on the serial management bus in the system must have a unique PHY address.

By default, DP83TC813S-Q1 will latch to a PHY address of 0 (<0b00000>). This address can be changed by adding pullup resistors to bootstrap pins found in 节 8.5.3.

## 8.6 Register Maps

### 8.6.1 Register Access Summary

There are two different methods for accessing registers within the field. Direct register access method is only allowed for the first 31 registers (0x0 through 0x1F). Registers beyond 0x1F must be accessed by use of the Indirect Method (Extended Register Space) described in [§ 8.4.15](#).

表 8-23. MMD Register Space Division

| MMD REGISTER SPACE | REGISTER ADDRESS RANGE |
|--------------------|------------------------|
| MMD1F              | 0x0000 - 0x0EFD        |
| MMD1               | 0x1000 - 0x1836        |
| MMD3               | 0x3000 - 0x3001        |

#### 备注

For MMD1 and MMD3, the most significant nibble of the register address is used to denote the respective MMD space. This nibble must be ignored during actual register access operation. For example, to access register 0x1836, use 0x1 as the MMD indicator and 0x0836 as the register address.

表 8-24. Register Access Summary

| REGISTER FIELD               | REGISTER ACCESS METHODS                                                                                                                                                                                                                                                       |
|------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0x0 through 0x1F             | Direct Access                                                                                                                                                                                                                                                                 |
|                              | Indirect Access, MMD1F = '11111'<br><b>Example:</b> to read register 0x17 in MMD1F field with no post increment<br>Step 1) write 0x1F to register 0xD<br>Step 2) write 0x17 to register 0xE<br>Step 3) write 0x401F to register 0xD<br>Step 4) read register 0xE              |
| MMD1F Field<br>0x20 - 0xFFFF | Indirect Access, MMD1F = '11111'<br><b>Example:</b> to read register 0x462 in MMD1F field with no post increment<br>Step 1) write 0x1F to register 0xD<br>Step 2) write 0x462 to register 0xE<br>Step 3) write 0x401F to register 0xD<br>Step 4) read register 0xE            |
| MMD1 Field<br>0x0 - 0xFFFF   | Indirect Access, MMD1 = '00001'<br><b>Example:</b> to read register 0x7 in MMD1 field (register 0x1007) with no post increment<br>Step 1) write 0x1 to register 0xD<br>Step 2) write 0x7 to register 0xE<br>Step 3) write 0x4001 to register 0xD<br>Step 4) read register 0xE |

## 8.6.2 DP83TC813 Registers

表 8-25 lists the memory-mapped registers for the DP83TC813 registers. All register offset addresses not listed in 表 8-25 must be considered as reserved locations and the register contents must not be modified.

**表 8-25. DP83TC813 Registers**

| Address | Acronym         | Register Name | Section                    |
|---------|-----------------|---------------|----------------------------|
| 0h      | BMCR            |               | <a href="#">节 8.6.2.1</a>  |
| 1h      | BMSR            |               | <a href="#">节 8.6.2.2</a>  |
| 2h      | PHYIDR1         |               | <a href="#">节 8.6.2.3</a>  |
| 3h      | PHYIDR2         |               | <a href="#">节 8.6.2.4</a>  |
| 10h     | PHYSTS          |               | <a href="#">节 8.6.2.5</a>  |
| 11h     | PHYSCR          |               | <a href="#">节 8.6.2.6</a>  |
| 12h     | MISR1           |               | <a href="#">节 8.6.2.7</a>  |
| 13h     | MISR2           |               | <a href="#">节 8.6.2.8</a>  |
| 15h     | RECR            |               | <a href="#">节 8.6.2.9</a>  |
| 16h     | BISCR           |               | <a href="#">节 8.6.2.10</a> |
| 18h     | MISR3           |               | <a href="#">节 8.6.2.11</a> |
| 19h     | REG_19          |               | <a href="#">节 8.6.2.12</a> |
| 1Bh     | TC10_ABORT_REG  |               | <a href="#">节 8.6.2.13</a> |
| 1Eh     | CDCR            |               | <a href="#">节 8.6.2.14</a> |
| 1Fh     | PHYRCR          |               | <a href="#">节 8.6.2.15</a> |
| 41h     | Register_41     |               | <a href="#">节 8.6.2.16</a> |
| 133h    | Register_133    |               | <a href="#">节 8.6.2.17</a> |
| 17Fh    | Register_17F    |               | <a href="#">节 8.6.2.18</a> |
| 180h    | Register_180    |               | <a href="#">节 8.6.2.19</a> |
| 181h    | Register_181    |               | <a href="#">节 8.6.2.20</a> |
| 182h    | Register_182    |               | <a href="#">节 8.6.2.21</a> |
| 183h    | LPS_CFG4        |               | <a href="#">节 8.6.2.22</a> |
| 184h    | LPS_CFG         |               | <a href="#">节 8.6.2.23</a> |
| 185h    | LPS_CFG5        |               | <a href="#">节 8.6.2.24</a> |
| 187h    | LPS_CFG7        |               | <a href="#">节 8.6.2.25</a> |
| 188h    | LPS_CFG8        |               | <a href="#">节 8.6.2.26</a> |
| 189h    | LPS_CFG9        |               | <a href="#">节 8.6.2.27</a> |
| 18Ah    | LPS_CFG10       |               | <a href="#">节 8.6.2.28</a> |
| 18Ch    | LPS_CFG3        |               | <a href="#">节 8.6.2.29</a> |
| 18Eh    | LPS_STATUS      |               | <a href="#">节 8.6.2.30</a> |
| 300h    | TDR_TX_CFG      |               | <a href="#">节 8.6.2.31</a> |
| 301h    | TAP_PROCESS_CFG |               | <a href="#">节 8.6.2.32</a> |
| 302h    | TDR_CFG1        |               | <a href="#">节 8.6.2.33</a> |
| 303h    | TDR_CFG2        |               | <a href="#">节 8.6.2.34</a> |
| 304h    | TDR_CFG3        |               | <a href="#">节 8.6.2.35</a> |
| 305h    | TDR_CFG4        |               | <a href="#">节 8.6.2.36</a> |
| 306h    | TDR_CFG5        |               | <a href="#">节 8.6.2.37</a> |
| 310h    | TDR_TC1         |               | <a href="#">节 8.6.2.38</a> |
| 430h    | A2D_REG_48      |               | <a href="#">节 8.6.2.39</a> |

**表 8-25. DP83TC813 Registers (continued)**

| Address | Acronym                | Register Name | Section                    |
|---------|------------------------|---------------|----------------------------|
| 450h    | LEDS_CFG_1             |               | <a href="#">节 8.6.2.40</a> |
| 451h    | LEDS_CFG_2             |               | <a href="#">节 8.6.2.41</a> |
| 452h    | IO_MUX_CFG_1           |               | <a href="#">节 8.6.2.42</a> |
| 453h    | IO_MUX_CFG_2           |               | <a href="#">节 8.6.2.43</a> |
| 456h    | IO_MUX_CFG             |               | <a href="#">节 8.6.2.44</a> |
| 457h    | IO_STATUS_1            |               | <a href="#">节 8.6.2.45</a> |
| 458h    | IO_STATUS_2            |               | <a href="#">节 8.6.2.46</a> |
| 45Dh    | CHIP_SOR_1             |               | <a href="#">节 8.6.2.47</a> |
| 45Fh    | LED1_CLKOUT_ANA_CTRL   |               | <a href="#">节 8.6.2.48</a> |
| 485h    | PCS_CTRL_1             |               | <a href="#">节 8.6.2.49</a> |
| 486h    | PCS_CTRL_2             |               | <a href="#">节 8.6.2.50</a> |
| 489h    | TX_INTER_CFG           |               | <a href="#">节 8.6.2.51</a> |
| 496h    | JABBER_CFG             |               | <a href="#">节 8.6.2.52</a> |
| 497h    | TEST_MODE_CTRL         |               | <a href="#">节 8.6.2.53</a> |
| 4A0h    | RXF_CFG                |               | <a href="#">节 8.6.2.54</a> |
| 553h    | PG_REG_4               |               | <a href="#">节 8.6.2.55</a> |
| 560h    | TC1_CFG_RW             |               | <a href="#">节 8.6.2.56</a> |
| 561h    | TC1_LINK_FAIL_LOSS     |               | <a href="#">节 8.6.2.57</a> |
| 562h    | TC1_LINK_TRAINING_TIME |               | <a href="#">节 8.6.2.58</a> |
| 600h    | RGMI_CTRL              |               | <a href="#">节 8.6.2.59</a> |
| 601h    | RGMI_FIFO_STATUS       |               | <a href="#">节 8.6.2.60</a> |
| 602h    | RGMI_CLK_SHIFT_CTRL    |               | <a href="#">节 8.6.2.61</a> |
| 603h    | RGMI_EEE_CTRL          |               | <a href="#">节 8.6.2.62</a> |
| 608h    | SGMI_CTRL_1            |               | <a href="#">节 8.6.2.63</a> |
| 609h    | SGMI_EEE_CTRL_1        |               | <a href="#">节 8.6.2.64</a> |
| 60Ah    | SGMI_STATUS            |               | <a href="#">节 8.6.2.65</a> |
| 60Bh    | SGMI_EEE_CTRL_2        |               | <a href="#">节 8.6.2.66</a> |
| 60Ch    | SGMI_CTRL_2            |               | <a href="#">节 8.6.2.67</a> |
| 60Dh    | SGMI_FIFO_STATUS       |               | <a href="#">节 8.6.2.68</a> |
| 618h    | PRBS_STATUS_1          |               | <a href="#">节 8.6.2.69</a> |
| 619h    | PRBS_CTRL_1            |               | <a href="#">节 8.6.2.70</a> |
| 61Ah    | PRBS_CTRL_2            |               | <a href="#">节 8.6.2.71</a> |
| 61Bh    | PRBS_CTRL_3            |               | <a href="#">节 8.6.2.72</a> |
| 61Ch    | PRBS_STATUS_2          |               | <a href="#">节 8.6.2.73</a> |
| 61Dh    | PRBS_STATUS_3          |               | <a href="#">节 8.6.2.74</a> |
| 61Eh    | PRBS_STATUS_4          |               | <a href="#">节 8.6.2.75</a> |
| 620h    | PRBS_STATUS_5          |               | <a href="#">节 8.6.2.76</a> |
| 622h    | PRBS_STATUS_6          |               | <a href="#">节 8.6.2.77</a> |
| 623h    | PRBS_STATUS_7          |               | <a href="#">节 8.6.2.78</a> |
| 624h    | PRBS_CTRL_4            |               | <a href="#">节 8.6.2.79</a> |
| 625h    | PATTERN_CTRL_1         |               | <a href="#">节 8.6.2.80</a> |
| 626h    | PATTERN_CTRL_2         |               | <a href="#">节 8.6.2.81</a> |
| 627h    | PATTERN_CTRL_3         |               | <a href="#">节 8.6.2.82</a> |

表 8-25. DP83TC813 Registers (continued)

| Address | Acronym                 | Register Name | Section                     |
|---------|-------------------------|---------------|-----------------------------|
| 628h    | PMATCH_CTRL_1           |               | <a href="#">节 8.6.2.83</a>  |
| 629h    | PMATCH_CTRL_2           |               | <a href="#">节 8.6.2.84</a>  |
| 62Ah    | PMATCH_CTRL_3           |               | <a href="#">节 8.6.2.85</a>  |
| 639h    | TX_PKT_CNT_1            |               | <a href="#">节 8.6.2.86</a>  |
| 63Ah    | TX_PKT_CNT_2            |               | <a href="#">节 8.6.2.87</a>  |
| 63Bh    | TX_PKT_CNT_3            |               | <a href="#">节 8.6.2.88</a>  |
| 63Ch    | RX_PKT_CNT_1            |               | <a href="#">节 8.6.2.89</a>  |
| 63Dh    | RX_PKT_CNT_2            |               | <a href="#">节 8.6.2.90</a>  |
| 63Eh    | RX_PKT_CNT_3            |               | <a href="#">节 8.6.2.91</a>  |
| 648h    | RMII_CTRL_1             |               | <a href="#">节 8.6.2.92</a>  |
| 649h    | RMII_STATUS_1           |               | <a href="#">节 8.6.2.93</a>  |
| 64Ah    | RMII_OVERRIDE_CTRL      |               | <a href="#">节 8.6.2.94</a>  |
| 871h    | dsp_reg_71              |               | <a href="#">节 8.6.2.95</a>  |
| 1000h   | MMD1_PMA_CTRL_1         |               | <a href="#">节 8.6.2.96</a>  |
| 1001h   | MMD1_PMA_STATUS_1       |               | <a href="#">节 8.6.2.97</a>  |
| 1007h   | MMD1_PMA_STAUS_2        |               | <a href="#">节 8.6.2.98</a>  |
| 100Bh   | MMD1_PMA_EXT_ABILITY_1  |               | <a href="#">节 8.6.2.99</a>  |
| 1012h   | MMD1_PMA_EXT_ABILITY_2  |               | <a href="#">节 8.6.2.100</a> |
| 1834h   | MMD1_PMA_CTRL_2         |               | <a href="#">节 8.6.2.101</a> |
| 1836h   | MMD1_PMA_TEST_MODE_CTRL |               | <a href="#">节 8.6.2.102</a> |
| 3000h   | MMD3_PCS_CTRL_1         |               | <a href="#">节 8.6.2.103</a> |
| 3001h   | MMD3_PCS_Status_1       |               | <a href="#">节 8.6.2.104</a> |

Complex bit access types are encoded to fit into small table cells. 表 8-26 shows the codes that are used for access types in this section.

表 8-26. DP83TC813 Access Type Codes

| Access Type                   | Code    | Description                            |
|-------------------------------|---------|----------------------------------------|
| <b>Read Type</b>              |         |                                        |
| H                             | H       | Set or cleared by hardware             |
| R                             | R       | Read                                   |
| RH                            | R<br>H  | Read<br>Set or cleared by hardware     |
| <b>Write Type</b>             |         |                                        |
| W                             | W       | Write                                  |
| W0S                           | W<br>0S | Write<br>0 to set                      |
| W1S                           | W<br>1S | Write<br>1 to set                      |
| WSC                           | W       | Write                                  |
| <b>Reset or Default Value</b> |         |                                        |
| -n                            |         | Value after reset or the default value |

### 8.6.2.1 BMCR Register (Address = 0h) [Reset = 2100h]

BMCR is shown in 图 8-20 and described in 表 8-27.

Return to the 表 8-25.

图 8-20. BMCR Register

| 15        | 14            | 13               | 12                      | 11         | 10      | 9        | 8           |
|-----------|---------------|------------------|-------------------------|------------|---------|----------|-------------|
| MII_reset | xMII Loopback | Manual_speed_MII | Auto-Negotiation Enable | Power Down | Isolate | RESERVED | Duplex Mode |
| RH/W1S-0b | R/W-0b        | R-1b             | R-0b                    | R/W-0b     | R/W-0b  | R-0b     | R-1b        |
| 7         | 6             | 5                | 4                       | 3          | 2       | 1        | 0           |
| RESERVED  | RESERVED      |                  |                         |            |         |          |             |
| R/W-0b    | R-0b          |                  |                         |            |         |          |             |

表 8-27. BMCR Register Field Descriptions

| Bit | Field                   | Type   | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-----|-------------------------|--------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | MII_reset               | RH/W1S | 0b    | MII Reset. This bit will reset the Digital blocks of the PHY and return registers 0x0-0x0F back to default values. Other register will not be affected.<br>0b = No reset<br>1b = Digital in reset and all MII regs (0x0 - 0xF) reset to default                                                                                                                                                                                  |
| 14  | xMII Loopback           | R/W    | 0b    | xMII Loopback: 1 = xMII Loopback enabled 0 = Normal Operation<br>When xMII loopback mode is activated, the transmitted data presented on xMII TXD is looped back to xMII RXD internally. There is no LINK indication generated when xMII loopback is enabled.<br>1b = Enable Loopback from G/MII input to G/MII output                                                                                                           |
| 13  | Manual_speed_MII        | R      | 1b    | Speed Selection: Always 100-Mbps Speed                                                                                                                                                                                                                                                                                                                                                                                           |
| 12  | Auto-Negotiation Enable | R      | 0b    | Auto-Negotiation: Not supported on this device<br>0b = Disable Auto-Negotiation                                                                                                                                                                                                                                                                                                                                                  |
| 11  | Power Down              | R/W    | 0b    | Power Down: The PHY is powered down after this bit is set. Only register access is enabled during this power down condition.<br>The power down mode can be controlled via this bit or via INT_N pin. INT_N pin needs to be configured to operate as power down control. This bit is OR-ed with the input from the INT_N pin. When the active low INT_N is asserted, this bit is set.<br>0b = Normal Mode<br>1b = IEEE Power Down |
| 10  | Isolate                 | R/W    | 0b    | Isolate: Isolates the port from the xMII with the exception of the serial management interface<br>0b = Normal Mode<br>1b = Enable Isolate Mode                                                                                                                                                                                                                                                                                   |
| 9   | RESERVED                | R      | 0b    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 8   | Duplex Mode             | R      | 1b    | 1 = Full Duplex 0 = Half duplex<br>0b = Half duplex<br>1b = Full Duplex                                                                                                                                                                                                                                                                                                                                                          |
| 7   | RESERVED                | R/W    | 0b    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 6-0 | RESERVED                | R      | 0b    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                         |

### 8.6.2.2 BMSR Register (Address = 1h) [Reset = 0061h]

BMSR is shown in 图 8-21 and described in 表 8-28.

Return to the 表 8-25.

图 8-21. BMSR Register

| 15         | 14                      | 13                        | 12                  | 11                       | 10          | 9             | 8                   |
|------------|-------------------------|---------------------------|---------------------|--------------------------|-------------|---------------|---------------------|
| 100Base-T4 | 100Base-X Full Duplex   | 100Base-X Half Duplex     | 10 Mbps Full Duplex | 10 Mbps Half Duplex      | RESERVED    |               |                     |
| R-0b       | R-0b                    | R-0b                      | R-0b                | R-0b                     | R-0b        |               |                     |
| 7          | 6                       | 5                         | 4                   | 3                        | 2           | 1             | 0                   |
| RESERVED   | MF Preamble Suppression | Auto-Negotiation Complete | Remote fault        | Auto-Negotiation Ability | Link status | jabber detect | Extended Capability |
| R-0b       | R-1b                    | R-1b                      | H-0b                | R-0b                     | 0b          | H-0b          | R-1b                |

表 8-28. BMSR Register Field Descriptions

| Bit  | Field                     | Type | Reset | Description                                                                                                                                                                                                                                                                    |
|------|---------------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | 100Base-T4                | R    | 0b    | Always 0 - PHY not able to perform 100Base-T4                                                                                                                                                                                                                                  |
| 14   | 100Base-X Full Duplex     | R    | 0b    | 1 = PHY able to perform full duplex 100Base-X 0 = PHY not able to perform full duplex 100Base-X<br>0b = PHY not able to perform full duplex 100Base-X<br>1b = PHY able to perform full duplex 100Base-X                                                                        |
| 13   | 100Base-X Half Duplex     | R    | 0b    | 1 = PHY able to perform half duplex 100Base-X 0 = PHY not able to perform half duplex 100Base-X<br>0b = PHY not able to perform half duplex 100Base-X<br>1b = PHY able to perform half duplex 100Base-X                                                                        |
| 12   | 10 Mbps Full Duplex       | R    | 0b    | 1 = PHY able to operate at 10Mbps in full duplex 0 = PHY not able to operate at 10Mbps in full duplex<br>0b = PHY not able to operate at 10Mbps in full duplex<br>1b = PHY able to operate at 10Mbps in full duplex                                                            |
| 11   | 10 Mbps Half Duplex       | R    | 0b    | 1 = PHY able to operate at 10Mbps in half duplex 0 = PHY not able to operate at 10Mbps in half duplex<br>0b = PHY not able to operate at 10Mbps in half duplex<br>1b = PHY able to operate at 10Mbps in half duplex                                                            |
| 10-7 | RESERVED                  | R    | 0b    | Reserved                                                                                                                                                                                                                                                                       |
| 6    | MF Preamble Suppression   | R    | 1b    | 1 = PHY will accept management frames with preamble suppressed<br>0 = PHY will not accept management frames with preamble suppressed<br>0b = PHY will not accept management frames with preamble suppressed<br>1b = PHY will accept management frames with preamble suppressed |
| 5    | Auto-Negotiation Complete | R    | 1b    | 1 = Auto-Negotiation process completed 0 = Auto Negotiation process not completed (either still in process, disabled or reset)<br>0b = Auto Negotiation process not completed (either still in process, disabled or reset)<br>1b = Auto-Negotiation process completed          |
| 4    | Remote fault              | H    | 0b    | 1 = Remote fault condition detected 0 = No remote fault condition detected<br>0b = No remote fault condition detected<br>1b = Remote fault condition detected                                                                                                                  |
| 3    | Auto-Negotiation Ability  | R    | 0b    | 1 = PHY is able to perform Auto-Negotiation 0 = PHY is not able to perform Auto-Negotiation<br>0b = PHY is not able to perform Auto-Negotiation<br>1b = PHY is able to perform Auto-Negotiation                                                                                |
| 2    | Link status               |      | 0b    | Link Status bit<br>0b = Link is down<br>1b = Link is up                                                                                                                                                                                                                        |

表 8-28. BMSR Register Field Descriptions (continued)

| Bit | Field               | Type | Reset | Description                                                                                                                                                     |
|-----|---------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1   | jabber detect       | H    | 0b    | 1 = jabber condition detected 0 = No jabber condition detected<br>0b = No jabber condition detected<br>1b = jabber condition detected                           |
| 0   | Extended Capability | R    | 1b    | 1 = Extended register capabilities 0 = Basic register set capabilities only<br>0b = Basic register set capabilities only<br>1b = Extended register capabilities |

### 8.6.2.3 PHYIDR1 Register (Address = 2h) [Reset = 2000h]

PHYIDR1 is shown in 图 8-22 and described in 表 8-29.

Return to the 表 8-25.

图 8-22. PHYIDR1 Register

|                                              |    |    |    |    |    |   |   |
|----------------------------------------------|----|----|----|----|----|---|---|
| 15                                           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Organizationally Unique Identifier Bits 21:6 |    |    |    |    |    |   |   |
| R-100000000000000b                           |    |    |    |    |    |   |   |
| 7                                            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| Organizationally Unique Identifier Bits 21:6 |    |    |    |    |    |   |   |
| R-100000000000000b                           |    |    |    |    |    |   |   |

表 8-29. PHYIDR1 Register Field Descriptions

| Bit  | Field                                        | Type | Reset               | Description                                   |
|------|----------------------------------------------|------|---------------------|-----------------------------------------------|
| 15-0 | Organizationally Unique Identifier Bits 21:6 | R    | 1000000000<br>0000b | Organizationally Unique Identification Number |

#### 8.6.2.4 PHYIDR2 Register (Address = 3h) [Reset = A211h]

PHYIDR2 is shown in 图 8-23 and described in 表 8-30.

Return to the 表 8-25.

图 8-23. PHYIDR2 Register

|                                             |    |    |    |                 |    |              |   |
|---------------------------------------------|----|----|----|-----------------|----|--------------|---|
| 15                                          | 14 | 13 | 12 | 11              | 10 | 9            | 8 |
| Organizationally Unique Identifier Bits 5:0 |    |    |    |                 |    | Model Number |   |
| R-101000b                                   |    |    |    |                 |    | R-100001b    |   |
| 7                                           | 6  | 5  | 4  | 3               | 2  | 1            | 0 |
| Model Number                                |    |    |    | Revision Number |    |              |   |
| R-100001b                                   |    |    |    | R-1b            |    |              |   |

表 8-30. PHYIDR2 Register Field Descriptions

| Bit   | Field                                       | Type | Reset   | Description                                                                          |
|-------|---------------------------------------------|------|---------|--------------------------------------------------------------------------------------|
| 15-10 | Organizationally Unique Identifier Bits 5:0 | R    | 101000b | Organizationally Unique Identification Number                                        |
| 9-4   | Model Number                                | R    | 100001b | Vendor Model Number: The six bits of vendor model number are mapped from bits 9 to 4 |
| 3-0   | Revision Number                             | R    | 1b      | Device Revision Number<br>0b = Silicon Rev 1.0<br>1b = Silicon Rev 2.0               |

### 8.6.2.5 PHYSTS Register (Address = 10h) [Reset = 0004h]

PHYSTS is shown in 图 8-24 and described in 表 8-31.

Return to the 表 8-25.

图 8-24. PHYSTS Register

| 15            | 14       | 13                  | 12       | 11              | 10            | 9                | 8           |
|---------------|----------|---------------------|----------|-----------------|---------------|------------------|-------------|
| RESERVED      | RESERVED | receive_error_latch | RESERVED | RESERVED        | signal_detect | descrambler_lock | RESERVED    |
| R-0b          | R-0b     | H-0b                | H-0b     | H-0b            | R/W0S-0b      | R/W0S-0b         | R-0b        |
| 7             | 6        | 5                   | 4        | 3               | 2             | 1                | 0           |
| mii_interrupt | RESERVED | jabber_dtct         | RESERVED | loopback_status | duplex_status | RESERVED         | link_status |
| H-0b          | R-0b     | R-0b                | H-0b     | R-0b            | R-1b          | R-0b             | R-0b        |

表 8-31. PHYSTS Register Field Descriptions

| Bit | Field               | Type  | Reset | Description                                                                                                  |
|-----|---------------------|-------|-------|--------------------------------------------------------------------------------------------------------------|
| 15  | RESERVED            | R     | 0b    | Reserved                                                                                                     |
| 14  | RESERVED            | R     | 0b    | Reserved                                                                                                     |
| 13  | receive_error_latch | H     | 0b    | RxerrCnt0 since last read.clear on read                                                                      |
| 12  | RESERVED            | H     | 0b    | Reserved                                                                                                     |
| 11  | RESERVED            | H     | 0b    | Reserved                                                                                                     |
| 10  | signal_detect       | R/W0S | 0b    | Channel ok latch low<br>0b = Channel ok had been reset<br>1b = Channel ok is set                             |
| 9   | descrambler_lock    | R/W0S | 0b    | Descrambler lock latch low<br>0b = Descrambler had been locked<br>1b = Descrambler is locked                 |
| 8   | RESERVED            | R     | 0b    | Reserved                                                                                                     |
| 7   | mii_interrupt       | H     | 0b    | Interrupts pin status, cleared on reading 0x12 1b0 = Interrupts pin not set 1b1 = Interrupt pin had been set |
| 6   | RESERVED            | R     | 0b    | Reserved                                                                                                     |
| 5   | jabber_dtct         | R     | 0b    | duplicate from reg.0x1.1                                                                                     |
| 4   | RESERVED            | H     | 0b    | Reserved                                                                                                     |
| 3   | loopback_status     | R     | 0b    | MII loopback status<br>0b = No MII loopback<br>1b = MII loopback                                             |
| 2   | duplex_status       | R     | 1b    | Duplex mode status<br>0b = Half duplex<br>1b = Full duplex                                                   |
| 1   | RESERVED            | R     | 0b    | Reserved                                                                                                     |
| 0   | link_status         | R     | 0b    | duplication of reg.0x1.2 - link_status_bit<br>0b = Link is down<br>1b = Link is up                           |

### 8.6.2.6 PHYSCR Register (Address = 11h) [Reset = 010Bh]

PHYSCR is shown in 图 8-25 and described in 表 8-32.

Return to the 表 8-25.

图 8-25. PHYSCR Register

| 15          | 14               | 13            | 12               | 11                    | 10            | 9      | 8 |
|-------------|------------------|---------------|------------------|-----------------------|---------------|--------|---|
| dis_clk_125 | pwr_save_mode_en | pwr_save_mode | sgmii_soft_reset | use_PHYAD0_as_isolate | tx_fifo_depth |        |   |
| R/W-0b      | R/W-0b           | R/W-0b        | R/WSC-0b         | R/W-0b                | R/W-1b        |        |   |
| 7           | 6                | 5             | 4                | 3                     | 2             | 1      | 0 |
| RESERVED    | RESERVED         | RESERVED      | int_pol          | force_interrupt       | INTEN         | INT_OE |   |
| R/W-0b      | R-0b             | R-0b          | R/W-1b           | R/W-0b                | R/W-1b        | R/W-1b |   |

表 8-32. PHYSCR Register Field Descriptions

| Bit   | Field                 | Type  | Reset | Description                                                                                                                                                                                                                                    |
|-------|-----------------------|-------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | dis_clk_125           | R/W   | 0b    | 1 = Disable CLK125 (Sourced by the CLK125 port)<br>1b = Disable CLK125 (Sourced by the CLK125 port)                                                                                                                                            |
| 14    | pwr_save_mode_en      | R/W   | 0b    | Enable power save mode config from reg                                                                                                                                                                                                         |
| 13-12 | pwr_save_mode         | R/W   | 0b    | Power Save Mode<br>0b = Normal mode<br>1b = IEEE mode: power down all digital and analog blocks, if bit [11] set to zero, PLL is also powered down 10 = Reserved 11 = Reserved                                                                 |
| 11    | sgmii_soft_reset      | R/WSC | 0b    | Reset SGMII                                                                                                                                                                                                                                    |
| 10    | use_PHYAD0_as_isolate | R/W   | 0b    | 1- when phy_addr == 0, isolate MAC Interface 0- do not Isolate for PHYAD == 0.<br>0b = do not Isolate for PHYAD is 0.<br>1b = when phy_addr is 0, isolate MAC Interface                                                                        |
| 9-8   | tx_fifo_depth         | R/W   | 1b    | RMII TX fifo depth<br>0b = 4 nibbles<br>1b = 5 nibbles<br>1010b = 6 nibbles<br>1011b = 8 nibbles                                                                                                                                               |
| 7     | RESERVED              | R/W   | 0b    | Reserved                                                                                                                                                                                                                                       |
| 6-4   | RESERVED              | R     | 0b    | Reserved                                                                                                                                                                                                                                       |
| 3     | int_pol               | R/W   | 1b    | Interrupt Polarity<br>0b = Steady state (normal operation) without an interrupt is logical 0; during interrupt, pin is logical 1<br>1b = Steady state (normal operation) without an interrupt is logical 1; during interrupt, pin is logical 0 |
| 2     | force_interrupt       | R/W   | 0b    | Force interrupt pin<br>0b = Do not force interrupt pin<br>1b = Force interrupt pin                                                                                                                                                             |
| 1     | INTEN                 | R/W   | 1b    | Enable interrupts<br>0b = Disable interrupts<br>1b = Enable interrupts                                                                                                                                                                         |
| 0     | INT_OE                | R/W   | 1b    | Interrupt/Power down pin configuration<br>0b = PIN is a power down PIN (input)<br>1b = PIN is an interrupt pin (output)                                                                                                                        |

### 8.6.2.7 MISR1 Register (Address = 12h) [Reset = 0000h]

MISR1 is shown in 图 8-26 and described in 表 8-33.

Return to the 表 8-25.

图 8-26. MISR1 Register

| 15               | 14                | 13          | 12         | 11         | 10                   | 9          | 8          |
|------------------|-------------------|-------------|------------|------------|----------------------|------------|------------|
| link_qual_int    | energy_det_int    | link_int    | wol_int    | esd_int    | ms_train_done_int    | fhf_int    | rhf_int    |
| H-0b             | H-0b              | H-0b        | H-0b       | H-0b       | H-0b                 | H-0b       | H-0b       |
| 7                | 6                 | 5           | 4          | 3          | 2                    | 1          | 0          |
| link_qual_int_en | energy_det_int_en | link_int_en | wol_int_en | esd_int_en | ms_train_done_int_en | fhf_int_en | rhf_int_en |
| R/W-0b           | R/W-0b            | R/W-0b      | R/W-0b     | R/W-0b     | R/W-0b               | R/W-0b     | R/W-0b     |

表 8-33. MISR1 Register Field Descriptions

| Bit | Field                | Type | Reset | Description                                                                                                                                                                                                                                                                                 |
|-----|----------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | link_qual_int        | H    | 0b    | Link quality(Not good) interrupt<br>0b = Link qual is Good<br>1b = Link qual is Not Good when link is ON.                                                                                                                                                                                   |
| 14  | energy_det_int       | H    | 0b    | This INT can be asserted upon Rising edge only of energy_det signal using reg0x101 bit [0] : cfg_energy_det_int_le_only. status output of energy_det_hist signal on reg0x19 bit[10].<br>0b = No Change of energy detected<br>1b = Change of energy_detected (both rising and falling edges) |
| 13  | link_int             | H    | 0b    | Link status change interrupt<br>0b = No change of link status interrupt pending.<br>1b = Change of link status interrupt is pending and is cleared by the current read.                                                                                                                     |
| 12  | wol_int              | H    | 0b    | Interrupt bit indicating that WOL packet is received<br>0b = No WoL interrupt pending.<br>1b = WoL packet received interrupt is pending and is cleared by the current read.                                                                                                                 |
| 11  | esd_int              | H    | 0b    | 1 = ESD detected interrupt is pending and is cleared by the current read. 0 = No ESD interrupt pending.                                                                                                                                                                                     |
| 10  | ms_train_done_int    | H    | 0b    | 1 = M/S Link Training Completed interrupt is pending and is cleared by the current read. 0 = No M/S Link Training Completed interrupt pending.                                                                                                                                              |
| 9   | fhf_int              | H    | 0b    | 1 = False carrier counter half-full interrupt is pending and is cleared by the current read. 0 = No false carrier counter half-full interrupt pending.                                                                                                                                      |
| 8   | rhf_int              | H    | 0b    | 1 = Receive error counter half-full interrupt is pending and is cleared by the current read. 0 = No receive error carrier counter half-full interrupt pending.                                                                                                                              |
| 7   | link_qual_int_en     | R/W  | 0b    | Enable Interrupt on Link Quality status.                                                                                                                                                                                                                                                    |
| 6   | energy_det_int_en    | R/W  | 0b    | Enable Interrupt on change of Energy Detect histr. Status                                                                                                                                                                                                                                   |
| 5   | link_int_en          | R/W  | 0b    | Enable Interrupt on change of link status                                                                                                                                                                                                                                                   |
| 4   | wol_int_en           | R/W  | 0b    | Enable Interrupt on WoL detection                                                                                                                                                                                                                                                           |
| 3   | esd_int_en           | R/W  | 0b    | Enable Interrupt on ESD detect event                                                                                                                                                                                                                                                        |
| 2   | ms_train_done_int_en | R/W  | 0b    | Enable Interrupt on M/S Link Training Completed event                                                                                                                                                                                                                                       |
| 1   | fhf_int_en           | R/W  | 0b    | Enable Interrupt on False Carrier Counter Register half-full event                                                                                                                                                                                                                          |
| 0   | rhf_int_en           | R/W  | 0b    | Enable Interrupt on Receive Error Counter Register half-full event                                                                                                                                                                                                                          |

### 8.6.2.8 MISR2 Register (Address = 13h) [Reset = 0000h]

MISR2 is shown in 图 8-27 and described in 表 8-34.

Return to the 表 8-25.

图 8-27. MISR2 Register

| 15                | 14               | 13               | 12          | 11       | 10           | 9          | 8             |
|-------------------|------------------|------------------|-------------|----------|--------------|------------|---------------|
| under_volt_int    | over_volt_int    | RESERVED         | RESERVED    | RESERVED | sleep_int    | pol_int    | jabber_int    |
| H-0b              | H-0b             | H-0b             | H-0b        | H-0b     | H-0b         | H-0b       | H-0b          |
| 7                 | 6                | 5                | 4           | 3        | 2            | 1          | 0             |
| under_volt_int_en | over_volt_int_en | page_rcvd_int_en | Fifo_int_en | RESERVED | sleep_int_en | pol_int_en | jabber_int_en |
| R/W-0b            | R/W-0b           | R/W-0b           | R/W-0b      | R/W-0b   | R/W-0b       | R/W-0b     | R/W-0b        |

表 8-34. MISR2 Register Field Descriptions

| Bit | Field             | Type | Reset | Description                                                                                                                                                                                                       |
|-----|-------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | under_volt_int    | H    | 0b    | 1 = Under Voltage has been detected 0 = Under Voltage has not been detected<br>0b = Under Voltage has not been detected<br>1b = Under Voltage has been detected                                                   |
| 14  | over_volt_int     | H    | 0b    | 1 = Over Voltage has been detected 0 = Over Voltage has not been detected<br>0b = Over Voltage has not been detected<br>1b = Over Voltage has been detected                                                       |
| 13  | RESERVED          | H    | 0b    | Reserved                                                                                                                                                                                                          |
| 12  | RESERVED          | H    | 0b    | Reserved                                                                                                                                                                                                          |
| 11  | RESERVED          | H    | 0b    | Reserved                                                                                                                                                                                                          |
| 10  | sleep_int         | H    | 0b    | 1 = Sleep mode has changed 0 = Sleep mode has not changed<br>0b = Sleep mode has not changed<br>1b = Sleep mode has changed                                                                                       |
| 9   | pol_int           | H    | 0b    | The device has auto-polarity correction when operating in slave mode. This bit will reflect if polarity was automatically swapped or not.<br>0b = Data polarity has not changed<br>1b = Data polarity has changed |
| 8   | jabber_int        | H    | 0b    | 1 = Jabber detected 0 = Jabber not detected<br>0b = Jabber not detected<br>1b = Jabber detected                                                                                                                   |
| 7   | under_volt_int_en | R/W  | 0b    | 0 = Disable interrupt<br>0b = Disable interrupt                                                                                                                                                                   |
| 6   | over_volt_int_en  | R/W  | 0b    | 0 = Disable interrupt<br>0b = Disable interrupt                                                                                                                                                                   |
| 5   | page_rcvd_int_en  | R/W  | 0b    | 1 = Enable interrupt<br>1b = Enable interrupt                                                                                                                                                                     |
| 4   | Fifo_int_en       | R/W  | 0b    | 1 = Enable interrupt<br>1b = Enable interrupt                                                                                                                                                                     |
| 3   | RESERVED          | R/W  | 0b    | Reserved                                                                                                                                                                                                          |
| 2   | sleep_int_en      | R/W  | 0b    | 1 = Enable interrupt<br>1b = Enable interrupt                                                                                                                                                                     |
| 1   | pol_int_en        | R/W  | 0b    | 1 = Enable interrupt<br>1b = Enable interrupt                                                                                                                                                                     |
| 0   | jabber_int_en     | R/W  | 0b    | 1 = Enable interrupt<br>1b = Enable interrupt                                                                                                                                                                     |

### 8.6.2.9 RECR Register (Address = 15h) [Reset = 0000h]

RECR is shown in 图 8-28 and described in 表 8-35.

Return to the 表 8-25.

图 8-28. RECR Register

|            |    |    |    |    |    |   |   |
|------------|----|----|----|----|----|---|---|
| 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| rx_err_cnt |    |    |    |    |    |   |   |
| 0b         |    |    |    |    |    |   |   |
| 7          | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| rx_err_cnt |    |    |    |    |    |   |   |
| 0b         |    |    |    |    |    |   |   |

表 8-35. RECR Register Field Descriptions

| Bit  | Field      | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|------|------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0 | rx_err_cnt |      | 0b    | RX_ER Counter: When a valid carrier is presented (only while RX_DV is set), and there is at least one occurrence of an invalid data symbol, this 16-bit counter increments for each receive error detected. The RX_ER counter does not count in xMII loopback mode. The counter stops when it reaches its maximum count (0xFFFF). When the counter exceeds half-full (0x7FFF), an interrupt is generated. This register is cleared on read. |

### 8.6.2.10 BISCR Register (Address = 16h) [Reset = 0100h]

BISCR is shown in 图 8-29 and described in 表 8-36.

Return to the 表 8-25.

图 8-29. BISCR Register

|          |             |               |    |    |                |           |               |
|----------|-------------|---------------|----|----|----------------|-----------|---------------|
| 15       | 14          | 13            | 12 | 11 | 10             | 9         | 8             |
| RESERVED |             |               |    |    | prbs_sync_loss | RESERVED  | core_pwr_mode |
| R-0b     |             |               |    |    | H-0b           | R-0b      | R-1b          |
| 7        | 6           | 5             | 4  | 3  | 2              | 1         | 0             |
| RESERVED | tx_mii_lpbk | loopback_mode |    |    |                | pcs_lpbck | RESERVED      |
| R-0b     | R/W-0b      | R/W-0b        |    |    |                | R/W-0b    | R/W-0b        |

表 8-36. BISCR Register Field Descriptions

| Bit   | Field          | Type | Reset | Description                                                                                                                                                   |
|-------|----------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-11 | RESERVED       | R    | 0b    | Reserved                                                                                                                                                      |
| 10    | prbs_sync_loss | H    | 0b    | Prbs lock lost latch status<br>0b = Prbs lock never lost<br>1b = Prbs lock had been lost                                                                      |
| 9     | RESERVED       | R    | 0b    | Reserved                                                                                                                                                      |
| 8     | core_pwr_mode  | R    | 1b    | 1b0 = Core is in power down or sleep mode 1b1 = Core is is normal power mode<br>0b = Core is in power down or sleep mode<br>1b = Core is is normal power mode |
| 7     | RESERVED       | R    | 0b    | Reserved                                                                                                                                                      |
| 6     | tx_mii_lpbk    | R/W  | 0b    | Transmit data control during xMII Loopback<br>0b = Suppress data during xMII loopback<br>1b = Transmit data on MDI during xMII loopback                       |
| 5-2   | loopback_mode  | R/W  | 0b    | Loopback Modes (Bit [1:0] must be 0)<br>1b = Digital Loopback<br>10b = Analog Loopback<br>100b = Reverse Loopback<br>1000b = External Loopback                |
| 1     | pcs_lpbck      | R/W  | 0b    | PCS loopback after PAM3<br>0b = Disable PCS Loopback<br>1b = Enable PCS Loopback                                                                              |
| 0     | RESERVED       | R/W  | 0b    | Reserved                                                                                                                                                      |

### 8.6.2.11 MISR3 Register (Address = 18h) [Reset = X]

MISR3 is shown in 图 8-30 and described in 表 8-37.

Return to the 表 8-25.

图 8-30. MISR3 Register

| 15             | 14             | 13                | 12              | 11              | 10              | 9                | 8          |
|----------------|----------------|-------------------|-----------------|-----------------|-----------------|------------------|------------|
| wup_psv_int    | no_link_int    | sleep_fail_int    | POR_done_int    | no_frame_int    | wake_req_int    | WUP_sleep_int    | LPS_int    |
| H-0b           | H-0b           | H-0b              | H-0b            | H-0b            | H-0b            | H-0b             | H-0b       |
| 7              | 6              | 5                 | 4               | 3               | 2               | 1                | 0          |
| wup_psv_int_en | no_link_int_en | sleep_fail_int_en | POR_done_int_en | no_frame_int_en | wake_req_int_en | WUP_sleep_int_en | LPS_int_en |
| R/W-X          | R/W-0b         | R/W-1b            | R/W-0b          | R/W-0b          | R/W-1b          | R/W-0b           | R/W-1b     |

表 8-37. MISR3 Register Field Descriptions

| Bit | Field             | Type | Reset | Description                                                                                                                                                                                                                                                                                                       |
|-----|-------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | wup_psv_int       | H    | 0b    | 0b = WUP are not received<br>1b = WUP received from remote PHY when in passive link                                                                                                                                                                                                                               |
| 14  | no_link_int       | H    | 0b    | 1= Link has not been observed within time programmed in 0x562 once training has started. 0= Link up is still in progress or Link has already formed<br>0b = Link up is still in progress or Link has already formed<br>1b = Link has not been observed within time programmed in 0x562 once training has started. |
| 13  | sleep_fail_int    | H    | 0b    | 0b = Sleep negotiation not failed yet<br>1b = Sleep negotiation failed                                                                                                                                                                                                                                            |
| 12  | POR_done_int      | H    | 0b    | 0b = POR not completed yet<br>1b = POR completed (required for re-initialization of registers when we come out of sleep)                                                                                                                                                                                          |
| 11  | no_frame_int      | H    | 0b    | 0b = Frame was detected<br>1b = No Frame detected for transmission or reception in given time                                                                                                                                                                                                                     |
| 10  | wake_req_int      | H    | 0b    | 0b = Wake-up request not received<br>1b = Wake-up request command was received from remote PHY                                                                                                                                                                                                                    |
| 9   | WUP_sleep_int     | H    | 0b    | 0b = WUP not received<br>1b = WUP received from remote PHY when in sleep                                                                                                                                                                                                                                          |
| 8   | LPS_int           | H    | 0b    | 0b = LPS symbols not detected<br>1b = LPS symbols detected                                                                                                                                                                                                                                                        |
| 7   | wup_psv_int_en    | R/W  | X     | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |
| 6   | no_link_int_en    | R/W  | 0b    | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |
| 5   | sleep_fail_int_en | R/W  | 1b    | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |
| 4   | POR_done_int_en   | R/W  | 0b    | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |
| 3   | no_frame_int_en   | R/W  | 0b    | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |
| 2   | wake_req_int_en   | R/W  | 1b    | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |
| 1   | WUP_sleep_int_en  | R/W  | 0b    | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |
| 0   | LPS_int_en        | R/W  | 1b    | 0b = Disable interrupt<br>1b = Enable interrupt                                                                                                                                                                                                                                                                   |

### 8.6.2.12 REG\_19 Register (Address = 19h) [Reset = 0800h]

REG\_19 is shown in 图 8-31 and described in 表 8-38.

Return to the 表 8-25.

图 8-31. REG\_19 Register

|          |    |          |          |          |                   |          |   |
|----------|----|----------|----------|----------|-------------------|----------|---|
| 15       | 14 | 13       | 12       | 11       | 10                | 9        | 8 |
| RESERVED |    | RESERVED | RESERVED | RESERVED | dsp_energy_detect | RESERVED |   |
| R-0b     |    | R-0b     | R-0b     | R-1b     | R-0b              | R-0b     |   |
| 7        | 6  | 5        | 4        | 3        | 2                 | 1        | 0 |
| RESERVED |    |          | PHY_ADDR |          |                   |          |   |
| R-0b     |    |          | R-0b     |          |                   |          |   |

表 8-38. REG\_19 Register Field Descriptions

| Bit   | Field             | Type | Reset | Description                    |
|-------|-------------------|------|-------|--------------------------------|
| 15-14 | RESERVED          | R    | 0b    | Reserved                       |
| 13    | RESERVED          | R    | 0b    | Reserved                       |
| 12    | RESERVED          | R    | 0b    | Reserved                       |
| 11    | RESERVED          | R    | 1b    | Reserved                       |
| 10    | dsp_energy_detect | R    | 0b    | DSP energy detected status     |
| 9-5   | RESERVED          | R    | 0b    | Reserved                       |
| 4-0   | PHY_ADDR          | R    | 0b    | PHY address decode from straps |

### 8.6.2.13 TC10\_ABORT\_REG Register (Address = 1Bh) [Reset = 0000h]

TC10\_ABORT\_REG is shown in 图 8-32 and described in 表 8-39.

Return to the 表 8-25.

图 8-32. TC10\_ABORT\_REG Register

|          |    |    |    |    |    |                        |                 |
|----------|----|----|----|----|----|------------------------|-----------------|
| 15       | 14 | 13 | 12 | 11 | 10 | 9                      | 8               |
| RESERVED |    |    |    |    |    |                        |                 |
| R-0b     |    |    |    |    |    |                        |                 |
| 7        | 6  | 5  | 4  | 3  | 2  | 1                      | 0               |
| RESERVED |    |    |    |    |    | cfg_tc10_abort_gpio_en | cfg_sleep_abort |
| R-0b     |    |    |    |    |    | R/W-0b                 | R/W-0b          |

表 8-39. TC10\_ABORT\_REG Register Field Descriptions

| Bit  | Field                  | Type | Reset | Description                                                                                                                                                                        |
|------|------------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-2 | RESERVED               | R    | 0b    | Reserved                                                                                                                                                                           |
| 1    | cfg_tc10_abort_gpio_en | R/W  | 0b    | enables aborting TC10 via GPIO. one of CLKOUT/LED_1 pins which is being used as an LED can be used to abort<br>0b = disable TC10 abort via GPIO<br>1b = enable TC10 abort via GPIO |
| 0    | cfg_sleep_abort        | R/W  | 0b    | loc_sleep_abprt as defined by TC10 standard. Aborts sleep negotiation while in SLEEP_ACK state<br>0b = allow TC10 sleep negotiation<br>1b = abort TC10 sleep negotiation           |

### 8.6.2.14 CDCR Register (Address = 1Eh) [Reset = 0000h]

CDCR is shown in 图 8-33 and described in 表 8-40.

Return to the 表 8-25.

图 8-33. CDCR Register

| 15        | 14               | 13       | 12 | 11 | 10 | 9        | 8        |
|-----------|------------------|----------|----|----|----|----------|----------|
| tdr_start | cfg_tdr_auto_run | RESERVED |    |    |    |          |          |
| RH/W1S-0b | R/W-0b           | R-0b     |    |    |    |          |          |
| 7         | 6                | 5        | 4  | 3  | 2  | 1        | 0        |
| RESERVED  |                  |          |    |    |    | tdr_done | tdr_fail |
| R-0b      |                  |          |    |    |    | R-0b     | R-0b     |

表 8-40. CDCR Register Field Descriptions

| Bit  | Field            | Type   | Reset | Description                                                                                              |
|------|------------------|--------|-------|----------------------------------------------------------------------------------------------------------|
| 15   | tdr_start        | RH/W1S | 0b    | clr by tdr done Start TDR manually<br>0b = No TDR<br>1b = TDR start                                      |
| 14   | cfg_tdr_auto_run | R/W    | 0b    | Enable TDR auto run on link down<br>0b = TDR start manually<br>1b = TDR start automatically on link down |
| 13-2 | RESERVED         | R      | 0b    | Reserved                                                                                                 |
| 1    | tdr_done         | R      | 0b    | TDR done status<br>0b = TDR still not done<br>1b = TDR done                                              |
| 0    | tdr_fail         | R      | 0b    | TDR fail status                                                                                          |

### 8.6.2.15 PHYRCR Register (Address = 1Fh) [Reset = 0000h]

PHYRCR is shown in 图 8-34 and described in 表 8-41.

Return to the 表 8-25.

图 8-34. PHYRCR Register

| 15                    | 14            | 13       | 12       | 11 | 10 | 9 | 8 |
|-----------------------|---------------|----------|----------|----|----|---|---|
| Software Global Reset | Digital reset | RESERVED | RESERVED |    |    |   |   |
| RH/W1S-0b             | RH/W1S-0b     | R/W-0b   | R/W-0b   |    |    |   |   |
| 7                     | 6             | 5        | 4        | 3  | 2  | 1 | 0 |
| Standby_mode          | RESERVED      | RESERVED | RESERVED |    |    |   |   |
| R/W-0b                | R/W-0b        | R-0b     | R/W-0b   |    |    |   |   |

表 8-41. PHYRCR Register Field Descriptions

| Bit  | Field                 | Type   | Reset | Description                                                                                                                                                  |
|------|-----------------------|--------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | Software Global Reset | RH/W1S | 0b    | Hardware Reset(Reset digital + register file)<br>0b = Normal Operation<br>1b = Reset PHY. This bit is self cleared and has the same effect as the RESET pin. |
| 14   | Digital reset         | RH/W1S | 0b    | Software Restart<br>0b = Normal Operation<br>1b = Restart PHY. This bit is self cleared and resets all PHY circuitry except registers.                       |
| 13   | RESERVED              | R/W    | 0b    | Reserved                                                                                                                                                     |
| 12-8 | RESERVED              | R/W    | 0b    | Reserved                                                                                                                                                     |
| 7    | Standby_mode          | R/W    | 0b    | Standby Mode<br>0b = Normal operation<br>1b = Standby mode enabled                                                                                           |
| 6    | RESERVED              | R/W    | 0b    | Reserved                                                                                                                                                     |
| 5    | RESERVED              | R      | 0b    | Reserved                                                                                                                                                     |
| 4-0  | RESERVED              | R/W    | 0b    | Reserved                                                                                                                                                     |

### 8.6.2.16 Register\_41 (Address = 41h) [Reset = 88F7h]

Register\_41 is shown in 图 8-35 and described in 表 8-42.

Return to the 表 8-25.

图 8-35. Register\_41

|                        |    |    |    |    |    |   |   |
|------------------------|----|----|----|----|----|---|---|
| 15                     | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| cfg_ether_type_pattern |    |    |    |    |    |   |   |
| R/W-1000100011110111b  |    |    |    |    |    |   |   |
| 7                      | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| cfg_ether_type_pattern |    |    |    |    |    |   |   |
| R/W-1000100011110111b  |    |    |    |    |    |   |   |

表 8-42. Register\_41 Field Descriptions

| Bit  | Field                  | Type | Reset             | Description                                              |
|------|------------------------|------|-------------------|----------------------------------------------------------|
| 15-0 | cfg_ether_type_pattern | R/W  | 1000100011110111b | Ethertype pattern to be detected when 0x40[0] is enabled |

**8.6.2.17 Register\_133 (Address = 133h) [Reset = 0000h]**

Register\_133 is shown in 图 8-36 and described in 表 8-43.

Return to the 表 8-25.

**图 8-36. Register\_133**

| 15       | 14              | 13             | 12          | 11       | 10         | 9               | 8               |
|----------|-----------------|----------------|-------------|----------|------------|-----------------|-----------------|
| RESERVED | link_up_c_and_s | link_status_pc | link_status | RESERVED |            |                 |                 |
| R-0b     | R-0b            | R-0b           | R-0b        | R-0b     |            |                 |                 |
| 7        | 6               | 5              | 4           | 3        | 2          | 1               | 0               |
| RESERVED | RESERVED        | RESERVED       | RESERVED    | RESERVED | descr_sync | loc_rcvr_status | rem_rcvr_status |
| R-0b     | R-0b            | R-0b           | R-0b        | R-0b     | R-0b       | R-0b            | R-0b            |

**表 8-43. Register\_133 Field Descriptions**

| Bit  | Field           | Type | Reset | Description                                                                                            |
|------|-----------------|------|-------|--------------------------------------------------------------------------------------------------------|
| 15   | RESERVED        | R    | 0b    | Reserved                                                                                               |
| 14   | link_up_c_and_s | R    | 0b    | link up for C&S                                                                                        |
| 13   | link_status_pc  | R    | 0b    | PHY control in SEND_DATA state                                                                         |
| 12   | link_status     | R    | 0b    | link status set by link monitor                                                                        |
| 11-8 | RESERVED        | R    | 0b    | Reserved                                                                                               |
| 7    | RESERVED        | R    | 0b    | Reserved                                                                                               |
| 6    | RESERVED        | R    | 0b    | Reserved                                                                                               |
| 5    | RESERVED        | R    | 0b    | Reserved                                                                                               |
| 4    | RESERVED        | R    | 0b    | Reserved                                                                                               |
| 3    | RESERVED        | R    | 0b    | Reserved                                                                                               |
| 2    | descr_sync      | R    | 0b    | Status of descrambler<br>0b = Scrambler Not Locked<br>1b = Scrambler Locked                            |
| 1    | loc_rcvr_status | R    | 0b    | Local receiver status<br>0b = Local PHY received link invalid<br>1b = Local PHY received link valid    |
| 0    | rem_rcvr_status | R    | 0b    | Remote receiver status<br>0b = Remote PHY received link invalid<br>1b = Remote PHY received link valid |

### 8.6.2.18 Register\_17F (Address = 17Fh) [Reset = 4028h]

Register\_17F is shown in 图 8-37 and described in 表 8-44.

Return to the 表 8-25.

图 8-37. Register\_17F

|                            |                     |          |    |    |    |   |   |
|----------------------------|---------------------|----------|----|----|----|---|---|
| 15                         | 14                  | 13       | 12 | 11 | 10 | 9 | 8 |
| cfg_en_wur_via_wake        | cfg_en_wup_via_wake | RESERVED |    |    |    |   |   |
| R/W-0b                     | R/W-1b              | R-0b     |    |    |    |   |   |
| 7                          | 6                   | 5        | 4  | 3  | 2  | 1 | 0 |
| cfg_wake_pin_len_fr_wur_th |                     |          |    |    |    |   |   |
| R/W-101000b                |                     |          |    |    |    |   |   |

表 8-44. Register\_17F Field Descriptions

| Bit  | Field                      | Type | Reset   | Description                                                                                                                                                                                                                            |
|------|----------------------------|------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | cfg_en_wur_via_wake        | R/W  | 0b      | enable sending WUR when wake pin is asserted during active link.<br>Duration of pulse on WAKE pin can be configured in 0x17F[7:0]<br>0b = disable sending WUR when pulse on wake pin<br>1b = enable sending WUR when pulse on wake pin |
| 14   | cfg_en_wup_via_wake        | R/W  | 1b      | enable sending WUP when device is woken by WAKE pin<br>0b = disables WUP<br>1b = enables WUP                                                                                                                                           |
| 13-8 | RESERVED                   | R    | 0b      | Reserved                                                                                                                                                                                                                               |
| 7-0  | cfg_wake_pin_len_fr_wur_th | R/W  | 101000b | Width of pulse in microseconds required to initiate WUR during an active link                                                                                                                                                          |

### 8.6.2.19 Register\_180 (Address = 180h) [Reset = 0000h]

Register\_180 is shown in 图 8-38 and described in 表 8-45.

Return to the 表 8-25.

图 8-38. Register\_180

|          |    |    |                         |    |          |                         |   |
|----------|----|----|-------------------------|----|----------|-------------------------|---|
| 15       | 14 | 13 | 12                      | 11 | 10       | 9                       | 8 |
| RESERVED |    |    |                         |    |          |                         |   |
| R-0b     |    |    |                         |    |          |                         |   |
| 7        | 6  | 5  | 4                       | 3  | 2        | 1                       | 0 |
| RESERVED |    |    | cfg_sleep_req_timer_sel |    | RESERVED | cfg_sleep_ack_timer_sel |   |
| R-0b     |    |    | R/W-0b                  |    | R-0b     | R/W-0b                  |   |

表 8-45. Register\_180 Field Descriptions

| Bit  | Field                   | Type | Reset | Description                                                                           |
|------|-------------------------|------|-------|---------------------------------------------------------------------------------------|
| 15-5 | RESERVED                | R    | 0b    | Reserved                                                                              |
| 4-3  | cfg_sleep_req_timer_sel | R/W  | 0b    | Configure sleep request timer<br>0b = 16ms<br>1b = 4ms<br>10b = 32ms<br>11b = 40ms    |
| 2    | RESERVED                | R    | 0b    | Reserved                                                                              |
| 1-0  | cfg_sleep_ack_timer_sel | R/W  | 0b    | Configure sleep acknowledge timer<br>0b = 8ms<br>1b = 6ms<br>10b = 24ms<br>11b = 32ms |

### 8.6.2.20 Register\_181 (Address = 181h) [Reset = 0000h]

Register\_181 is shown in 图 8-39 and described in 表 8-46.

Return to the 表 8-25.

图 8-39. Register\_181

|            |    |    |    |    |    |            |   |
|------------|----|----|----|----|----|------------|---|
| 15         | 14 | 13 | 12 | 11 | 10 | 9          | 8 |
| RESERVED   |    |    |    |    |    | rx_lps_cnt |   |
| R-0b       |    |    |    |    |    | R-0b       |   |
| 7          | 6  | 5  | 4  | 3  | 2  | 1          | 0 |
| rx_lps_cnt |    |    |    |    |    |            |   |
| R-0b       |    |    |    |    |    |            |   |

表 8-46. Register\_181 Field Descriptions

| Bit   | Field      | Type | Reset | Description                            |
|-------|------------|------|-------|----------------------------------------|
| 15-10 | RESERVED   | R    | 0b    | Reserved                               |
| 9-0   | rx_lps_cnt | R    | 0b    | indicates number of LPS codes received |

### 8.6.2.21 Register\_182 (Address = 182h) [Reset = 0000h]

Register\_182 is shown in 图 8-40 and described in 表 8-47.

Return to the 表 8-25.

图 8-40. Register\_182

|            |    |    |    |    |    |            |   |
|------------|----|----|----|----|----|------------|---|
| 15         | 14 | 13 | 12 | 11 | 10 | 9          | 8 |
| RESERVED   |    |    |    |    |    | tx_lps_cnt |   |
| R-0b       |    |    |    |    |    | R-0b       |   |
| 7          | 6  | 5  | 4  | 3  | 2  | 1          | 0 |
| tx_lps_cnt |    |    |    |    |    |            |   |
| R-0b       |    |    |    |    |    |            |   |

表 8-47. Register\_182 Field Descriptions

| Bit   | Field      | Type | Reset | Description                            |
|-------|------------|------|-------|----------------------------------------|
| 15-10 | RESERVED   | R    | 0b    | Reserved                               |
| 9-0   | tx_lps_cnt | R    | 0b    | indicates number of WUR codes received |

### 8.6.2.22 LPS\_CFG4 Register (Address = 183h) [Reset = 0000h]

LPS\_CFG4 is shown in 图 8-41 and described in 表 8-48.

Return to the 表 8-25.

图 8-41. LPS\_CFG4 Register

|                     |                        |                     |                     |                  |                               |                            |                     |
|---------------------|------------------------|---------------------|---------------------|------------------|-------------------------------|----------------------------|---------------------|
| 15                  | 14                     | 13                  | 12                  | 11               | 10                            | 9                          | 8                   |
| cfg_send_wup_dis_tx | cfg_force_lps_sleep_en | cfg_force_lps_sleep | cfg_force_tx_lps_en | cfg_force_tx_lps | cfg_force_lps_link_control_en | cfg_force_lps_link_control | cfg_force_lps_st_en |
| R/W-0b              | R/W-0b                 | R/W-0b              | R/W-0b              | R/W-0b           | R/W-0b                        | R/W-0b                     | R/W-0b              |
| 7                   | 6                      | 5                   | 4                   | 3                | 2                             | 1                          | 0                   |
| RESERVED            | cfg_force_lps_st       |                     |                     |                  |                               |                            |                     |
| R-0b                | R/W-0b                 |                     |                     |                  |                               |                            |                     |

表 8-48. LPS\_CFG4 Register Field Descriptions

| Bit | Field                         | Type | Reset | Description                                                                   |
|-----|-------------------------------|------|-------|-------------------------------------------------------------------------------|
| 15  | cfg_send_wup_dis_tx           | R/W  | 0b    | Write 1 to this bit to send WUP when PHY control is in DISABLE_TRANSMIT state |
| 14  | cfg_force_lps_sleep_en        | R/W  | 0b    | force control enable for sleep from LPS SM to PHY control SM                  |
| 13  | cfg_force_lps_sleep           | R/W  | 0b    | force value for sleep from LPS SM to PHY control SM                           |
| 12  | cfg_force_tx_lps_en           | R/W  | 0b    | force enable for TX_LPS                                                       |
| 11  | cfg_force_tx_lps              | R/W  | 0b    | force value for TX_LPS                                                        |
| 10  | cfg_force_lps_link_control_en | R/W  | 0b    | force link control enable to LPS state machine                                |
| 9   | cfg_force_lps_link_control    | R/W  | 0b    | force link control value from LPS state machine                               |
| 8   | cfg_force_lps_st_en           | R/W  | 0b    | force enable for LPS state machine                                            |
| 7   | RESERVED                      | R    | 0b    | Reserved                                                                      |
| 6-0 | cfg_force_lps_st              | R/W  | 0b    | force value of LPS state machine                                              |

### 8.6.2.23 LPS\_CFG Register (Address = 184h) [Reset = 0223h]

LPS\_CFG is shown in 图 8-42 and described in 表 8-49.

Return to the 表 8-25.

图 8-42. LPS\_CFG Register

| 15                        | 14                        | 13                           | 12                        | 11                     | 10 | 9                         | 8                   |
|---------------------------|---------------------------|------------------------------|---------------------------|------------------------|----|---------------------------|---------------------|
| cfg_reset_wur_cnt_rx_data | RESERVED                  |                              | cfg_reset_lps_cnt_rx_data | RESERVED               |    | cfg_reset_wur_cnt_tx_data | RESERVED            |
| R/W-0b                    | R-0b                      |                              | R/W-0b                    | R-0b                   |    | R/W-1b                    | R-0b                |
| 7                         | 6                         | 5                            | 4                         | 3                      | 2  | 1                         | 0                   |
| RESERVED                  | cfg_reset_lps_cnt_tx_data | cfg_wake_fwd_en_wup_psv_link | cfg_wake_fwd_man_trig     | cfg_wake_fwd_dig_timer |    | cfg_wake_fwd_en_wur       | cfg_wake_fwd_en_wup |
| R-0b                      | R/W-0b                    | R/W-1b                       | R/W-0b                    | R/W-0b                 |    | R/W-1b                    | R/W-1b              |

表 8-49. LPS\_CFG Register Field Descriptions

| Bit   | Field                        | Type | Reset | Description                                                                                                                                                           |
|-------|------------------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | cfg_reset_wur_cnt_rx_data    | R/W  | 0b    | When set, resets the WUR received symbol counter upon receiving data                                                                                                  |
| 14-13 | RESERVED                     | R    | 0b    | Reserved                                                                                                                                                              |
| 12    | cfg_reset_lps_cnt_rx_data    | R/W  | 0b    | When set, resets the LPS received symbol counter upon receiving data                                                                                                  |
| 11-10 | RESERVED                     | R    | 0b    | Reserved                                                                                                                                                              |
| 9     | cfg_reset_wur_cnt_tx_data    | R/W  | 1b    | When set, resets the transmitted WUR symbols count when sending data                                                                                                  |
| 8-7   | RESERVED                     | R    | 0b    | Reserved                                                                                                                                                              |
| 6     | cfg_reset_lps_cnt_tx_data    | R/W  | 0b    | When set, resets the transmitted LPS symbols count when sending data                                                                                                  |
| 5     | cfg_wake_fwd_en_wup_psv_link | R/W  | 1b    | control to enable/disable Wake forwarding on WAKE pin when WUP is received when in PASSIVE_LINK mode<br>0b = disables wake forwarding<br>1b = enables wake forwarding |
| 4     | cfg_wake_fwd_man_trig        | R/W  | 0b    | Write 1 to manually generate Wake forwarding signal on WAKE pin. This bit is self-cleared                                                                             |
| 3-2   | cfg_wake_fwd_dig_timer       | R/W  | 0b    | when wake up request is received on an active link, the width of wake forwarding pulses are configurable to : 00: 50us 01: 500us 10: 2ms 11: 20ms                     |
| 1     | cfg_wake_fwd_en_wur          | R/W  | 1b    | If set, enables doing wake forwarding when WUR symbols are received<br>0b = Don't do wake forwarding on WAKE pin<br>1b = do wake forwarding on WAKE pin               |
| 0     | cfg_wake_fwd_en_wup          | R/W  | 1b    | If set, enables doing wake forwarding when WUP symbols are received<br>0b = Don't do wake forwarding on WAKE pin<br>1b = do wake forwarding on WAKE pin               |

### 8.6.2.24 LPS\_CFG5 Register (Address = 185h) [Reset = 0000h]

LPS\_CFG5 is shown in 图 8-43 and described in 表 8-50.

Return to the 表 8-25.

图 8-43. LPS\_CFG5 Register

|               |    |    |          |                    |    |                    |   |
|---------------|----|----|----------|--------------------|----|--------------------|---|
| 15            | 14 | 13 | 12       | 11                 | 10 | 9                  | 8 |
| cfg_wup_timer |    |    | RESERVED |                    |    |                    |   |
| R/W-0b        |    |    | R-0b     |                    |    |                    |   |
| 7             | 6  | 5  | 4        | 3                  | 2  | 1                  | 0 |
| RESERVED      |    |    |          | cfg_rx_wur_sym_gap |    | cfg_rx_lps_sym_gap |   |
| R-0b          |    |    |          | R/W-0b             |    | R/W-0b             |   |

表 8-50. LPS\_CFG5 Register Field Descriptions

| Bit   | Field              | Type | Reset | Description                                                                                                                                     |
|-------|--------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-13 | cfg_wup_timer      | R/W  | 0b    | Time for which PHY control SM stays in WAKE_TRANSMIT b000: 1ms b001: 0.7ms b010: 1.3ms b011: 0.85ms b100: 1.5ms b101: 2ms b110: 2.5ms b111: 3ms |
| 12-4  | RESERVED           | R    | 0b    | Reserved                                                                                                                                        |
| 3-2   | cfg_rx_wur_sym_gap | R/W  | 0b    | max gap allowed b/w two WUR symbols for ack of WUR                                                                                              |
| 1-0   | cfg_rx_lps_sym_gap | R/W  | 0b    | max gap allowed b/w two LPS symbols for ack of LPS                                                                                              |

### 8.6.2.25 LPS\_CFG7 Register (Address = 187h) [Reset = 0000h]

LPS\_CFG7 is shown in 图 8-44 and described in 表 8-51.

Return to the 表 8-25.

图 8-44. LPS\_CFG7 Register

|                         |          |    |    |    |    |   |   |
|-------------------------|----------|----|----|----|----|---|---|
| 15                      | 14       | 13 | 12 | 11 | 10 | 9 | 8 |
| cfg_tx_lps_stop_on_done | RESERVED |    |    |    |    |   |   |
| R/W-0b                  | R-0b     |    |    |    |    |   |   |
| 7                       | 6        | 5  | 4  | 3  | 2  | 1 | 0 |
| cfg_tx_lps_sel          |          |    |    |    |    |   |   |
| R/W-0b                  |          |    |    |    |    |   |   |

表 8-51. LPS\_CFG7 Register Field Descriptions

| Bit  | Field                   | Type | Reset | Description                                                                                                                                                                                       |
|------|-------------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | cfg_tx_lps_stop_on_done | R/W  | 0b    | configures the device to stop sending LPS codes once it is done sending the number of codes configures in 0x1879:0<br>0b = continues even after reaching limit<br>1b = stops after reaching limit |
| 14-8 | RESERVED                | R    | 0b    | Reserved                                                                                                                                                                                          |
| 9-0  | cfg_tx_lps_sel          | R/W  | 0b    | Indicates number of LPS symbols to be transmitted before tx_lps_done becomes true                                                                                                                 |

### 8.6.2.26 LPS\_CFG8 Register (Address = 188h) [Reset = 0080h]

LPS\_CFG8 is shown in 图 8-45 and described in 表 8-52.

Return to the 表 8-25.

图 8-45. LPS\_CFG8 Register

|                |    |    |    |    |    |                |   |
|----------------|----|----|----|----|----|----------------|---|
| 15             | 14 | 13 | 12 | 11 | 10 | 9              | 8 |
| RESERVED       |    |    |    |    |    | cfg_tx_wur_sel |   |
| R-0b           |    |    |    |    |    | R/W-10000000b  |   |
| 7              | 6  | 5  | 4  | 3  | 2  | 1              | 0 |
| cfg_tx_wur_sel |    |    |    |    |    |                |   |
| R/W-10000000b  |    |    |    |    |    |                |   |

表 8-52. LPS\_CFG8 Register Field Descriptions

| Bit   | Field          | Type | Reset     | Description                                       |
|-------|----------------|------|-----------|---------------------------------------------------|
| 15-10 | RESERVED       | R    | 0b        | Reserved                                          |
| 9-0   | cfg_tx_wur_sel | R/W  | 10000000b | Indicates number of WUR symbols to be transmitted |

### 8.6.2.27 LPS\_CFG9 Register (Address = 189h) [Reset = 0040h]

LPS\_CFG9 is shown in 图 8-46 and described in 表 8-53.

Return to the 表 8-25.

图 8-46. LPS\_CFG9 Register

|                |    |    |    |    |    |                |   |
|----------------|----|----|----|----|----|----------------|---|
| 15             | 14 | 13 | 12 | 11 | 10 | 9              | 8 |
| RESERVED       |    |    |    |    |    | cfg_rx_lps_sel |   |
| R-0b           |    |    |    |    |    | R/W-1000000b   |   |
| 7              | 6  | 5  | 4  | 3  | 2  | 1              | 0 |
| cfg_rx_lps_sel |    |    |    |    |    |                |   |
| R/W-1000000b   |    |    |    |    |    |                |   |

表 8-53. LPS\_CFG9 Register Field Descriptions

| Bit   | Field          | Type | Reset    | Description                                                    |
|-------|----------------|------|----------|----------------------------------------------------------------|
| 15-10 | RESERVED       | R    | 0b       | Reserved                                                       |
| 9-0   | cfg_rx_lps_sel | R/W  | 1000000b | Indicates number of LPS symbols to be received to set lps_recv |

### 8.6.2.28 LPS\_CFG10 Register (Address = 18Ah) [Reset = 0040h]

LPS\_CFG10 is shown in 图 8-47 and described in 表 8-54.

Return to the 表 8-25.

图 8-47. LPS\_CFG10 Register

|                |    |    |    |    |    |                |   |
|----------------|----|----|----|----|----|----------------|---|
| 15             | 14 | 13 | 12 | 11 | 10 | 9              | 8 |
| RESERVED       |    |    |    |    |    | cfg_rx_wur_sel |   |
| R-0b           |    |    |    |    |    | R/W-1000000b   |   |
| 7              | 6  | 5  | 4  | 3  | 2  | 1              | 0 |
| cfg_rx_wur_sel |    |    |    |    |    |                |   |
| R/W-1000000b   |    |    |    |    |    |                |   |

表 8-54. LPS\_CFG10 Register Field Descriptions

| Bit   | Field          | Type | Reset    | Description                                                                              |
|-------|----------------|------|----------|------------------------------------------------------------------------------------------|
| 15-10 | RESERVED       | R    | 0b       | Reserved                                                                                 |
| 9-0   | cfg_rx_wur_sel | R/W  | 1000000b | Indicates number of WUR symbols to be received to acknowledge WUR and do wake forwarding |

### 8.6.2.29 LPS\_CFG3 Register (Address = 18Ch) [Reset = 0000h]

LPS\_CFG3 is shown in 图 8-48 and described in 表 8-55.

Return to the 表 8-25.

图 8-48. LPS\_CFG3 Register

|                  |    |    |    |    |    |   |                  |
|------------------|----|----|----|----|----|---|------------------|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8                |
| RESERVED         |    |    |    |    |    |   | cfg_lps_pwr_mode |
| R-0b             |    |    |    |    |    |   | RH/W1S-0b        |
| 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0                |
| cfg_lps_pwr_mode |    |    |    |    |    |   |                  |
| RH/W1S-0b        |    |    |    |    |    |   |                  |

表 8-55. LPS\_CFG3 Register Field Descriptions

| Bit  | Field            | Type   | Reset | Description                                                                                                                                |
|------|------------------|--------|-------|--------------------------------------------------------------------------------------------------------------------------------------------|
| 15-9 | RESERVED         | R      | 0b    | Reserved                                                                                                                                   |
| 8-0  | cfg_lps_pwr_mode | RH/W1S | 0b    | 1b = Normal command<br>10b = Sleep request<br>10000b = Standby command<br>1000000b = WUR command<br>10000000b = Go to Passive Link command |

### 8.6.2.30 LPS\_STATUS Register (Address = 18Eh) [Reset = 0000h]

LPS\_STATUS is shown in 图 8-49 and described in 表 8-56.

Return to the 表 8-25.

图 8-49. LPS\_STATUS Register

|          |               |    |    |    |    |   |   |
|----------|---------------|----|----|----|----|---|---|
| 15       | 14            | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED |               |    |    |    |    |   |   |
| R-0b     |               |    |    |    |    |   |   |
| 7        | 6             | 5  | 4  | 3  | 2  | 1 | 0 |
| RESERVED | status_lps_st |    |    |    |    |   |   |
| R-0b     | R-0b          |    |    |    |    |   |   |

表 8-56. LPS\_STATUS Register Field Descriptions

| Bit  | Field         | Type | Reset | Description                                                                                                                                                                           |
|------|---------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-7 | RESERVED      | R    | 0b    | Reserved                                                                                                                                                                              |
| 6-0  | status_lps_st | R    | 0b    | LPS SM state<br>1b = SLEEP<br>10b = STANDBY<br>100b = NORMAL<br>1000b = SLEEP_ACK<br>10000b = SLEEP_REQ<br>100000b = SLEEP_FAIL<br>1000000b = SLEEP_SILENT<br>1000001b = PASSIVE_LINK |

### 8.6.2.31 TDR\_TX\_CFG Register (Address = 300h) [Reset = 2710h]

TDR\_TX\_CFG is shown in 图 8-50 and described in 表 8-57.

Return to the 表 8-25.

图 8-50. TDR\_TX\_CFG Register

|                     |    |    |    |    |    |   |   |
|---------------------|----|----|----|----|----|---|---|
| 15                  | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| cfg_tdr_tx_duration |    |    |    |    |    |   |   |
| R/W-10011100010000b |    |    |    |    |    |   |   |
| 7                   | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| cfg_tdr_tx_duration |    |    |    |    |    |   |   |
| R/W-10011100010000b |    |    |    |    |    |   |   |

表 8-57. TDR\_TX\_CFG Register Field Descriptions

| Bit  | Field               | Type | Reset           | Description                                        |
|------|---------------------|------|-----------------|----------------------------------------------------|
| 15-0 | cfg_tdr_tx_duration | R/W  | 10011100010000b | TDR transmit duration in usec, Default : 10000usec |

### 8.6.2.32 TAP\_PROCESS\_CFG Register (Address = 301h) [Reset = 1703h]

TAP\_PROCESS\_CFG is shown in 图 8-51 and described in 表 8-58.

Return to the 表 8-25.

图 8-51. TAP\_PROCESS\_CFG Register

|          |    |    |                     |    |    |   |   |
|----------|----|----|---------------------|----|----|---|---|
| 15       | 14 | 13 | 12                  | 11 | 10 | 9 | 8 |
| RESERVED |    |    | cfg_end_tap_index   |    |    |   |   |
| R-0b     |    |    | R/W-10111b          |    |    |   |   |
| 7        | 6  | 5  | 4                   | 3  | 2  | 1 | 0 |
| RESERVED |    |    | cfg_start_tap_index |    |    |   |   |
| R-0b     |    |    | R/W-11b             |    |    |   |   |

表 8-58. TAP\_PROCESS\_CFG Register Field Descriptions

| Bit   | Field               | Type | Reset  | Description                                                      |
|-------|---------------------|------|--------|------------------------------------------------------------------|
| 15-13 | RESERVED            | R    | 0b     | Reserved                                                         |
| 12-8  | cfg_end_tap_index   | R/W  | 10111b | End echo coefficient index for peak detect sweep during TDR      |
| 7-5   | RESERVED            | R    | 0b     | Reserved                                                         |
| 4-0   | cfg_start_tap_index | R/W  | 11b    | Starting echo coefficient index for peak detect sweep during TDR |

### 8.6.2.33 TDR\_CFG1 Register (Address = 302h) [Reset = 0045h]

TDR\_CFG1 is shown in 图 8-52 and described in 表 8-59.

Return to the 表 8-25.

图 8-52. TDR\_CFG1 Register

|                    |    |    |    |                       |    |                      |   |
|--------------------|----|----|----|-----------------------|----|----------------------|---|
| 15                 | 14 | 13 | 12 | 11                    | 10 | 9                    | 8 |
| RESERVED           |    |    |    |                       |    |                      |   |
| R-0b               |    |    |    |                       |    |                      |   |
| 7                  | 6  | 5  | 4  | 3                     | 2  | 1                    | 0 |
| cfg_forward_shadow |    |    |    | cfg_post_silence_time |    | cfg_pre_silence_time |   |
| R/W-100b           |    |    |    | R/W-1b                |    | R/W-1b               |   |

表 8-59. TDR\_CFG1 Register Field Descriptions

| Bit  | Field                 | Type | Reset | Description                                                                       |
|------|-----------------------|------|-------|-----------------------------------------------------------------------------------|
| 15-8 | RESERVED              | R    | 0b    | Reserved                                                                          |
| 7-4  | cfg_forward_shadow    | R/W  | 100b  | Num of neighboring echo coeff taps to be considered for calculating local maximum |
| 3-2  | cfg_post_silence_time | R/W  | 1b    | Post-Silence state timer in ms 0x00 : 0ms 0x01 : 10ms 0x10 : 100ms 0x11 : 1000ms  |
| 1-0  | cfg_pre_silence_time  | R/W  | 1b    | Pre-Silence state timer in ms 0x00 : 0ms 0x01 : 10ms 0x10 : 100ms 0x11 : 1000ms   |

### 8.6.2.34 TDR\_CFG2 Register (Address = 303h) [Reset = 0419h]

TDR\_CFG2 is shown in 图 8-53 and described in 表 8-60.

Return to the 表 8-25.

图 8-53. TDR\_CFG2 Register

|                   |    |    |                         |    |    |   |   |
|-------------------|----|----|-------------------------|----|----|---|---|
| 15                | 14 | 13 | 12                      | 11 | 10 | 9 | 8 |
| RESERVED          |    |    | cfg_tdr_filt_loc_offset |    |    |   |   |
| R-0b              |    |    | R/W-100b                |    |    |   |   |
| 7                 | 6  | 5  | 4                       | 3  | 2  | 1 | 0 |
| cfg_tdr_filt_init |    |    |                         |    |    |   |   |
| R/W-11001b        |    |    |                         |    |    |   |   |

表 8-60. TDR\_CFG2 Register Field Descriptions

| Bit   | Field                   | Type | Reset  | Description                                                              |
|-------|-------------------------|------|--------|--------------------------------------------------------------------------|
| 15-13 | RESERVED                | R    | 0b     | Reserved                                                                 |
| 12-8  | cfg_tdr_filt_loc_offset | R/W  | 100b   | tap index offset of dynamic peak equation, cfg_start_tap_index + 1'b1    |
| 7-0   | cfg_tdr_filt_init       | R/W  | 11001b | Value of peak_th at x=start_tap_index of dynamic peak threshold equation |

### 8.6.2.35 TDR\_CFG3 Register (Address = 304h) [Reset = 0030h]

TDR\_CFG3 is shown in 图 8-54 and described in 表 8-61.

Return to the 表 8-25.

图 8-54. TDR\_CFG3 Register

|                    |    |    |    |    |    |   |   |
|--------------------|----|----|----|----|----|---|---|
| 15                 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED           |    |    |    |    |    |   |   |
| R-0b               |    |    |    |    |    |   |   |
| 7                  | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| cfg_tdr_filt_slope |    |    |    |    |    |   |   |
| R/W-110000b        |    |    |    |    |    |   |   |

表 8-61. TDR\_CFG3 Register Field Descriptions

| Bit  | Field              | Type | Reset   | Description                                    |
|------|--------------------|------|---------|------------------------------------------------|
| 15-8 | RESERVED           | R    | 0b      | Reserved                                       |
| 7-0  | cfg_tdr_filt_slope | R/W  | 110000b | Slope of dynamic peak threshold equation (0.4) |

### 8.6.2.36 TDR\_CFG4 Register (Address = 305h) [Reset = 0004h]

TDR\_CFG4 is shown in 图 8-55 and described in 表 8-62.

Return to the 表 8-25.

图 8-55. TDR\_CFG4 Register

|          |          |              |    |              |    |          |          |
|----------|----------|--------------|----|--------------|----|----------|----------|
| 15       | 14       | 13           | 12 | 11           | 10 | 9        | 8        |
| RESERVED |          |              |    |              |    | RESERVED | RESERVED |
| R-0b     |          |              |    |              |    | R/W-0b   | R/W-0b   |
| 7        | 6        | 5            | 4  | 3            | 2  | 1        | 0        |
| RESERVED | RESERVED | hpf_gain_tdr |    | pga_gain_tdr |    |          |          |
| R/W-0b   | R/W-0b   | R/W-0b       |    | R/W-100b     |    |          |          |

表 8-62. TDR\_CFG4 Register Field Descriptions

| Bit   | Field        | Type | Reset | Description              |
|-------|--------------|------|-------|--------------------------|
| 15-10 | RESERVED     | R    | 0b    | Reserved                 |
| 9     | RESERVED     | R/W  | 0b    | Reserved                 |
| 8-7   | RESERVED     | R/W  | 0b    | Reserved                 |
| 6     | RESERVED     | R/W  | 0b    | Reserved                 |
| 5-4   | hpf_gain_tdr | R/W  | 0b    | HPF gain code during TDR |
| 3-0   | pga_gain_tdr | R/W  | 100b  | PGA gain code during TDR |

### 8.6.2.37 TDR\_CFG5 Register (Address = 306h) [Reset = 000Ah]

TDR\_CFG5 is shown in 图 8-56 and described in 表 8-63.

Return to the 表 8-25.

图 8-56. TDR\_CFG5 Register

|          |    |    |                      |                     |    |   |   |
|----------|----|----|----------------------|---------------------|----|---|---|
| 15       | 14 | 13 | 12                   | 11                  | 10 | 9 | 8 |
| RESERVED |    |    |                      |                     |    |   |   |
| R-0b     |    |    |                      |                     |    |   |   |
| 7        | 6  | 5  | 4                    | 3                   | 2  | 1 | 0 |
| RESERVED |    |    | cfg_half_open_det_en | cfg_cable_delay_num |    |   |   |
| R-0b     |    |    | R/W-0b               | R/W-1010b           |    |   |   |

表 8-63. TDR\_CFG5 Register Field Descriptions

| Bit  | Field                | Type | Reset | Description                                                                                                                                                                                      |
|------|----------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-5 | RESERVED             | R    | 0b    | Reserved                                                                                                                                                                                         |
| 4    | cfg_half_open_det_en | R/W  | 0b    | enables detection of half cable<br>0b = Disables half open detection<br>1b = Enables half open detection                                                                                         |
| 3-0  | cfg_cable_delay_num  | R/W  | 1010b | Configure the propagation delay per meter of the cable in nanoseconds. This is used for the fault location estimation Valid values : 4 'd0 to 4 'd11 - [4.5:0.1:5.6]ns Default : 4 'd10 (5.5 ns) |

### 8.6.2.38 TDR\_TC1 Register (Address = 310h) [Reset = 0000h]

TDR\_TC1 is shown in 图 8-57 and described in 表 8-64.

Return to the 表 8-25.

图 8-57. TDR\_TC1 Register

|             |           |                    |    |    |    |   |                  |
|-------------|-----------|--------------------|----|----|----|---|------------------|
| 15          | 14        | 13                 | 12 | 11 | 10 | 9 | 8                |
| RESERVED    |           |                    |    |    |    |   | half_open_detect |
| R-0b        |           |                    |    |    |    |   | R-0b             |
| 7           | 6         | 5                  | 4  | 3  | 2  | 1 | 0                |
| peak_detect | peak_sign | peak_loc_in_meters |    |    |    |   |                  |
| R-0b        | R-0b      | R-0b               |    |    |    |   |                  |

表 8-64. TDR\_TC1 Register Field Descriptions

| Bit  | Field              | Type | Reset | Description                                                                                                                                                                |
|------|--------------------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-9 | RESERVED           | R    | 0b    | Reserved                                                                                                                                                                   |
| 8    | half_open_detect   | R    | 0b    | Half wire open detect value<br>0b = Half wire open not detected<br>1b = Half wire open detected                                                                            |
| 7    | peak_detect        | R    | 0b    | Set if fault is detected in cable<br>0b = Fault not detected in cable<br>1b = Fault detected in cable                                                                      |
| 6    | peak_sign          | R    | 0b    | Nature of discontinuity. Valid only if peak_detect is set<br>0b = Short to GND, supply, or between MDI pins<br>1b = Open. Applicable to both 1-wire and 2-wire open faults |
| 5-0  | peak_loc_in_meters | R    | 0b    | Fault location in meters (Valid only if peak_detect is set)                                                                                                                |

### 8.6.2.39 A2D\_REG\_48 Register (Address = 430h) [Reset = 0770h]

A2D\_REG\_48 is shown in 图 8-58 and described in 表 8-65.

Return to the 表 8-25.

图 8-58. A2D\_REG\_48 Register

|                            |    |    |          |                            |    |   |   |
|----------------------------|----|----|----------|----------------------------|----|---|---|
| 15                         | 14 | 13 | 12       | 11                         | 10 | 9 | 8 |
| RESERVED                   |    |    | RESERVED | dll_tx_delay_ctrl_rgmii_sl |    |   |   |
| R-0b                       |    |    | R/W-0b   | R/W-111b                   |    |   |   |
| 7                          | 6  | 5  | 4        | 3                          | 2  | 1 | 0 |
| dll_rx_delay_ctrl_rgmii_sl |    |    |          | RESERVED                   |    |   |   |
| R/W-111b                   |    |    |          | R/W-0b                     |    |   |   |

表 8-65. A2D\_REG\_48 Register Field Descriptions

| Bit   | Field                      | Type | Reset | Description                                                                                                                    |
|-------|----------------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------|
| 15-13 | RESERVED                   | R    | 0b    | Reserved                                                                                                                       |
| 12    | RESERVED                   | R/W  | 0b    | Reserved                                                                                                                       |
| 11-8  | dll_tx_delay_ctrl_rgmii_sl | R/W  | 111b  | controls TX DLL in RGMII mode in Steps of 312.5ps, affects the CLK_90 output.<br>Delay = ((Bit[11:8] in decimal) + 1)*312.5 ps |
| 7-4   | dll_rx_delay_ctrl_rgmii_sl | R/W  | 111b  | Controls RX DLL in RGMII mode in Steps of 312.5ps, affects the CLK_90 output.<br>Delay = ((Bit[7:4] in decimal) + 1)*312.5 ps  |
| 3-0   | RESERVED                   | R/W  | 0b    | Reserved                                                                                                                       |

### 8.6.2.40 LEDS\_CFG\_1 Register (Address = 450h) [Reset = 2610h]

LEDS\_CFG\_1 is shown in 图 8-59 and described in 表 8-66.

Return to the 表 8-25.

图 8-59. LEDS\_CFG\_1 Register

| 15       | 14                         | 13              | 12 | 11 | 10 | 9            | 8 |
|----------|----------------------------|-----------------|----|----|----|--------------|---|
| RESERVED | leds_bypass_str<br>etching | leds_blink_rate |    |    |    | led_2_option |   |
| R-0b     | R/W-0b                     | R/W-10b         |    |    |    | R/W-110b     |   |
| 7        | 6                          | 5               | 4  | 3  | 2  | 1            | 0 |
|          |                            | led_1_option    |    |    |    | led_0_option |   |
|          |                            | R/W-1b          |    |    |    | R/W-0b       |   |

表 8-66. LEDS\_CFG\_1 Register Field Descriptions

| Bit   | Field                  | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------|------------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | RESERVED               | R    | 0b    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 14    | leds_bypass_stretching | R/W  | 0b    | 0 - Noraml Operation 1 - Bypass LEDs stretching<br>0b = Noraml Operation<br>1b = Bypass LEDs stretching                                                                                                                                                                                                                                                                                                                                                                               |
| 13-12 | leds_blink_rate        | R/W  | 10b   | 0b = 20Hz (50mSec)<br>1b = 10Hz (100mSec)<br>1010b = 5Hz (200mSec)<br>1011b = 2Hz (500mSec)                                                                                                                                                                                                                                                                                                                                                                                           |
| 11-8  | led_2_option           | R/W  | 110b  | Controls LED_2 sources<br>(same as bits 3:0)                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-4   | led_1_option           | R/W  | 1b    | Controls LED_1 sources<br>(same as bits 3:0)                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 3-0   | led_0_option           | R/W  | 0b    | Controls LED_0 source:<br>0b = link OK<br>1b = link OK + blink on TX/RX activity<br>10b = link OK + blink on TX activity<br>11b = link OK + blink on RX activity<br>100b = link OK + 100Base-T1 Master<br>101b = link OK + 100Base-T1 Slave<br>110b = TX/RX activity with stretch option<br>111b = Reserved<br>1000b = Reserved<br>1001b = Link lost (remains on until register 0x1 is read)<br>1010b = PRBS error (toggles on error)<br>1011b = XMII TX/RX Error with stretch option |

### 8.6.2.41 LEDS\_CFG\_2 Register (Address = 451h) [Reset = 0049h]

LEDS\_CFG\_2 is shown in 图 8-60 and described in 表 8-67.

Return to the 表 8-25.

图 8-60. LEDS\_CFG\_2 Register

| 15                | 14                | 13                | 12            | 11             | 10           | 9             | 8              |
|-------------------|-------------------|-------------------|---------------|----------------|--------------|---------------|----------------|
| clk_o_gpio_ctrl_3 | led_1_gpio_ctrl_3 | led_0_gpio_ctrl_3 | RESERVED      |                |              |               | led_2_drv_en   |
| R/W-0b            | R/W-0b            | R/W-0b            | R-0b          |                |              |               | R/W-0b         |
| 7                 | 6                 | 5                 | 4             | 3              | 2            | 1             | 0              |
| led_2_drv_val     | led_2_polarity    | led_1_drv_en      | led_1_drv_val | led_1_polarity | led_0_drv_en | led_0_drv_val | led_0_polarity |
| R/W-0b            | R/W-1b            | R/W-0b            | R/W-0b        | R/W-1b         | R/W-0b       | R/W-0b        | R/W-1b         |

表 8-67. LEDS\_CFG\_2 Register Field Descriptions

| Bit  | Field             | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                               |
|------|-------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | clk_o_gpio_ctrl_3 | R/W  | 0b    | MSB of CLKOUT gpio control. This bit provides additional options for configuring CLKOUT<br>If set to 1, it changes the effect of clk_o_gpio_ctrl bits of 0x453<br>Reg 0x453[2:0] will control CLKOUT as follows<br>0b = pwr_seq_done<br>1b = loc_wake_req from analog<br>10b = loc_wake_req to PHY control<br>11b = tx_lps_done<br>100b = tx_lps_done_64<br>101b = tx_lps<br>110b = pcs rx sm - receiving<br>111b = pcs tx sm - tx_enable |
| 14   | led_1_gpio_ctrl_3 | R/W  | 0b    | MSB of LED_1 gpio control. This bit provides additional options for configuring LED_0<br>If set to 1, it changes the effect of led_1_gpio_ctrl bits of 0x452<br>Reg 0x452[10:8] will control LED_1 as follows<br>0b = pwr_seq_done<br>1b = loc_wake_req from analog<br>10b = loc_wake_req to PHY control<br>11b = tx_lps_done<br>100b = tx_lps_done_64<br>101b = tx_lps<br>110b = pcs rx sm - receiving<br>111b = pcs tx sm - tx_enable   |
| 13   | led_0_gpio_ctrl_3 | R/W  | 0b    | MSB of LED_0 gpio control. This bit provides additional options for configuring LED_0<br>If set to 1, it changes the effect of led_0_gpio_ctrl bits of 0x452<br>Reg 0x452[2:0] will control LED_0 as follows<br>0b = pwr_seq_done<br>1b = loc_wake_req from analog<br>10b = loc_wake_req to PHY control<br>11b = tx_lps_done<br>100b = tx_lps_done_64<br>101b = tx_lps<br>110b = pcs rx sm - receiving<br>111b = pcs tx sm - tx_enable    |
| 12-9 | RESERVED          | R    | 0b    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 8    | led_2_drv_en      | R/W  | 0b    | 0 - LED_2 is in normal operation mode 1 - Drive the value of LED_2 (driven value is bit 9)<br>0b = LED_2 is in normal operation mode<br>1b = Drive the value of LED_2 (driven value is bit 9)                                                                                                                                                                                                                                             |
| 7    | led_2_drv_val     | R/W  | 0b    | If bit #8 is set, this is the value of LED_2                                                                                                                                                                                                                                                                                                                                                                                              |

表 8-67. LEDS\_CFG\_2 Register Field Descriptions (continued)

| Bit | Field          | Type | Reset | Description                                                                                                                                                                                     |
|-----|----------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 6   | led_2_polarity | R/W  | 1b    | LED_2 polarity<br>0b = Active low<br>1b = Active high                                                                                                                                           |
| 5   | led_1_drv_en   | R/W  | 0b    | 0 - LED_1 is in normal operation mode 1 - Drive the value of LED_1 (driven value is bit #5)<br>0b = LED_1 is in normal operation mode<br>1b = Drive the value of LED_1 (driven value is bit #5) |
| 4   | led_1_drv_val  | R/W  | 0b    | If bit #4 is set, this is the value of LED_1                                                                                                                                                    |
| 3   | led_1_polarity | R/W  | 1b    | LED_1 polarity: if(RX_D3_strap == 1) reset_val = ~CLKOUT_strap<br>else reset_val = ~LED_1_strap<br>0b = Active low<br>1b = Active high                                                          |
| 2   | led_0_drv_en   | R/W  | 0b    | 0 - LED_0 is in normal operation mode 1 - Drive the value of LED_0 (driven value is bit #1)                                                                                                     |
| 1   | led_0_drv_val  | R/W  | 0b    | If bit #1 is set, this is the value of LED_1                                                                                                                                                    |
| 0   | led_0_polarity | R/W  | 1b    | LED_0 polarity: reset_val = ~LED_0_strap<br>0b = Active low<br>1b = Active high                                                                                                                 |

**8.6.2.42 IO\_MUX\_CFG\_1 Register (Address = 452h) [Reset = 0000h]**

IO\_MUX\_CFG\_1 is shown in 图 8-61 and described in 表 8-68.

Return to the 表 8-25.

**图 8-61. IO\_MUX\_CFG\_1 Register**

| 15                 | 14               | 13 | 12 | 11               | 10              | 9 | 8 |
|--------------------|------------------|----|----|------------------|-----------------|---|---|
| led_1_clk_div_2_en | led_1_clk_source |    |    | led_1_clk_inv_en | led_1_gpio_ctrl |   |   |
| R/W-0b             | R/W-0b           |    |    | R/W-0b           | R/W-0b          |   |   |
| 7                  | 6                | 5  | 4  | 3                | 2               | 1 | 0 |
| led_0_clk_div_2_en | led_0_clk_source |    |    | led_0_clk_inv_en | led_0_gpio_ctrl |   |   |
| R/W-0b             | R/W-0b           |    |    | R/W-0b           | R/W-0b          |   |   |

**表 8-68. IO\_MUX\_CFG\_1 Register Field Descriptions**

| Bit   | Field              | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                            |
|-------|--------------------|------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | led_1_clk_div_2_en | R/W  | 0b    | If led_1_gpio is configured to led_1_clk_source, Selects divide by 2 of clock at led_1_clk_source                                                                                                                                                                                                                                                                                      |
| 14-12 | led_1_clk_source   | R/W  | 0b    | In case clk_out is MUXed to LED_1 IO, this field controls clk_out source:<br>000b - XI clock<br>001b - 200M pll clock<br>010b - 67 MHz ADC clock (recovered)<br>011b - Free 200MHz clock<br>100b - 25M MII clock derived from 200M LD clock<br>101b - 25MHz clock to PLL (XI or XI/2) or POR clock<br>110b - Core 100 MHz clock<br>111b - 67 MHz DSP clock (recovered, 1/3 duty cycle) |
| 11    | led_1_clk_inv_en   | R/W  | 0b    | If led_1_gpio is configured to led_1_clk_source, Selects inversion of clock at led_1_clk_source                                                                                                                                                                                                                                                                                        |
| 10-8  | led_1_gpio_ctrl    | R/W  | 0b    | controls the output of LED_1 IO:<br>000b - LED_1 (default: LINK + ACT)<br>001b - LED_1 Clock mux out<br>010b - WoL<br>011b - Under-Voltage indication<br>100b - 1588 TX<br>101b - 1588 RX<br>110b - ESD<br>111b - interrupt<br>if(RX_D3_strap == 1)<br>reset_val = 3'b001<br>else<br>reset_val = 3'b000                                                                                |
| 7     | led_0_clk_div_2_en | R/W  | 0b    | If led_0_gpio is configured to led_0_clk_source, Selects divide by 2 of clock at led_0_clk_source                                                                                                                                                                                                                                                                                      |
| 6-4   | led_0_clk_source   | R/W  | 0b    | In case clk_out is MUXed to LED_0 IO, this field controls clk_out source:<br>0b = XI clock<br>1b = 200M pll clock<br>10b = 67 MHz ADC clock (recovered)<br>11b = Free 200MHz clock<br>100b = 25M MII clock derived from 200M LD clock<br>101b = 25MHz clock to PLL (XI or XI/2) or POR clock<br>110b = Core 100 MHz clock<br>111b = 67 MHz DSP clock (recovered, 1/3 duty cycle)       |
| 3     | led_0_clk_inv_en   | R/W  | 0b    | If led_0_gpio is configured to led_0_clk_source, Selects inversion of clock at led_0_clk_source                                                                                                                                                                                                                                                                                        |

**表 8-68. IO\_MUX\_CFG\_1 Register Field Descriptions (continued)**

| Bit | Field           | Type | Reset | Description                                                                                                                                                                                         |
|-----|-----------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2-0 | led_0_gpio_ctrl | R/W  | 0b    | controls the output of LED_0 IO:<br>0b = LED_0 (default: LINK) 001b =LED_0 Clock mux out 010b =<br>WoL 011b = Under-Voltage indication 100b = 1588 TX 101b = 1588<br>RX 110b = ESD 111b = interrupt |

### 8.6.2.43 IO\_MUX\_CFG\_2 Register (Address = 453h) [Reset = 0001h]

IO\_MUX\_CFG\_2 is shown in 图 8-62 and described in 表 8-69.

Return to the 表 8-25.

图 8-62. IO\_MUX\_CFG\_2 Register

|                   |          |    |    |                  |                 |   |                    |
|-------------------|----------|----|----|------------------|-----------------|---|--------------------|
| 15                | 14       | 13 | 12 | 11               | 10              | 9 | 8                  |
| cfg_tx_er_on_led1 | RESERVED |    |    |                  |                 |   | clk_o_clk_div_2_en |
| R/W-0b            | R-0b     |    |    |                  |                 |   | R/W-0b             |
| 7                 | 6        | 5  | 4  | 3                | 2               | 1 | 0                  |
| clk_o_clk_source  |          |    |    | clk_o_clk_inv_en | clk_o_gpio_ctrl |   |                    |
| R/W-0b            |          |    |    | R/W-0b           | R/W-1b          |   |                    |

表 8-69. IO\_MUX\_CFG\_2 Register Field Descriptions

| Bit  | Field              | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------|--------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | cfg_tx_er_on_led1  | R/W  | 0b    | configures led_1 pin to tx_er pin and LED_1 pin is made input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 14-9 | RESERVED           | R    | 0b    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 8    | clk_o_clk_div_2_en | R/W  | 0b    | If clk_out is configured to output clk_o_clk_source, Selects divide by 2 of clock at clk_o_clk_source                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 7-4  | clk_o_clk_source   | R/W  | 0b    | In case clk_out is MUXed to CLK_O IO, this field controls clk_out source:<br>0000b - XI clock<br>0001b - 200M pll clock<br>0010b - 67 MHz ADC clock (recovered)<br>0011b - Free 200MHz clock<br>0100b - 25M MII clock derived from 200M LD clock<br>0101b - 25MHz clock to PLL (XI or XI/2) or POR clock<br>0110b - Core 100 MHz clock<br>0111b - 67 MHz DSP clock (recovered, 1/3 duty cycle)<br>1000b - CLK25_50 (50 MHz in RMII, 25 MHz in others)<br>1001b - 50M RMII RX clk<br>1010b - SGMII serlz clk<br>1011b - SGMII deserlz clk<br>1100b - 30ns tick<br>1101b - 40ns tick<br>1110b - DLL TX CLK<br>1111b - DLL RX CLK |
| 3    | clk_o_clk_inv_en   | R/W  | 0b    | If clk_out is configured to output clk_o_clk_source, Selects inversion of clock at clk_o_clk_source                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 2-0  | clk_o_gpio_ctrl    | R/W  | 1b    | controls the output of CLK_O IO:<br>000b - LED_1<br>001b - CLKOUT Clock mux out<br>010b - WoL<br>011b - Under-Voltage indication<br>100b - 1588 TX<br>101b - 1588 RX<br>110b - ESD<br>111b - interrupt<br>Automatically gets configured to 3'h0 if pin6(LED_1) is strapped<br>As daisy chain CLKOUT<br>if(RX_D3_strap == 1)<br>reset_val = 3'b000<br>else<br>reset_val = 3'b001                                                                                                                                                                                                                                                |

### 8.6.2.44 IO\_MUX\_CFG Register (Address = 456h) [Reset = 0000h]

IO\_MUX\_CFG is shown in 图 8-63 and described in 表 8-70.

Return to the 表 8-25.

图 8-63. IO\_MUX\_CFG Register

|                       |    |                            |                       |    |                            |                       |   |
|-----------------------|----|----------------------------|-----------------------|----|----------------------------|-----------------------|---|
| 15                    | 14 | 13                         | 12                    | 11 | 10                         | 9                     | 8 |
| rx_pins_pupd_value    |    | rx_pins_pupd_force_control | tx_pins_pupd_value    |    | tx_pins_pupd_force_control | mac_rx_impedance_ctrl |   |
| R/W-0b                |    | R/W-0b                     | R/W-0b                |    | R/W-0b                     | R/W-0b                |   |
| 7                     | 6  | 5                          | 4                     | 3  | 2                          | 1                     | 0 |
| mac_rx_impedance_ctrl |    |                            | mac_tx_impedance_ctrl |    |                            |                       |   |
| R/W-0b                |    |                            | R/W-0b                |    |                            |                       |   |

表 8-70. IO\_MUX\_CFG Register Field Descriptions

| Bit   | Field                      | Type | Reset | Description                                                                                                                                          |
|-------|----------------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-14 | rx_pins_pupd_value         | R/W  | 0b    | when RX pins PUPD force control is enabled, PUPD is controlled by this register<br>0b = No pull<br>1b = Pull up<br>10b = Pull down<br>11b = Reserved |
| 13    | rx_pins_pupd_force_control | R/W  | 0b    | enables PUPD force control on RX MAC pins<br>0b = No force control<br>1b = enables force control                                                     |
| 12-11 | tx_pins_pupd_value         | R/W  | 0b    | when TX pins PUPD force control is enabled, PUPD is controlled by this register<br>0b = No pull<br>1b = Pull up<br>10b = Pull down<br>11b = Reserved |
| 10    | tx_pins_pupd_force_control | R/W  | 0b    | enables PUPD force control on TX MAC pins<br>0b = No force control<br>1b = enables force control                                                     |
| 9-5   | mac_rx_impedance_ctrl      | R/W  | 0b    | RX MAC interface PAD impedance control                                                                                                               |
| 4-0   | mac_tx_impedance_ctrl      | R/W  | 0b    | TX MAC interface PAD impedance control                                                                                                               |

### 8.6.2.45 IO\_STATUS\_1 Register (Address = 457h) [Reset = 0000h]

IO\_STATUS\_1 is shown in 图 8-64 and described in 表 8-71.

Return to the 表 8-25.

图 8-64. IO\_STATUS\_1 Register

|             |    |    |    |    |    |   |   |
|-------------|----|----|----|----|----|---|---|
| 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| io_status_1 |    |    |    |    |    |   |   |
| R-0b        |    |    |    |    |    |   |   |
| 7           | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| io_status_1 |    |    |    |    |    |   |   |
| R-0b        |    |    |    |    |    |   |   |

表 8-71. IO\_STATUS\_1 Register Field Descriptions

| Bit  | Field       | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------|-------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0 | io_status_1 | R    | 0b    | <p>If IO direction is controlled via register (IO_MUX_CFG) and (IO_INPUT_MODE_1), and direction is INPUT (i.e. io_oe_n_force_ctrl=1, io_input_mode[*]=1) - shows the current value of the following IOs:</p> <p>bit 0 - RX_D3<br/> bit 1 - TX_CLK<br/> bit 2 - TX_EN<br/> bit 3 - TX_D0<br/> bit 4 - TX_D1<br/> bit 5 - TX_D2<br/> bit 6 - TX_D3<br/> bit 7 - INT_N<br/> bit 8 - CLKOUT<br/> bit 9 - LED_0<br/> bit 10 - RX_CLK<br/> bit 11 - RX_DV<br/> bit 12 - 0<br/> bit 13 - RX_ERR<br/> bit 14 - LED_1<br/> bit 15 - RX_D0</p> |

### 8.6.2.46 IO\_STATUS\_2 Register (Address = 458h) [Reset = 0000h]

IO\_STATUS\_2 is shown in 图 8-65 and described in 表 8-72.

Return to the 表 8-25.

图 8-65. IO\_STATUS\_2 Register

|          |    |    |    |    |    |             |   |
|----------|----|----|----|----|----|-------------|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9           | 8 |
| RESERVED |    |    |    |    |    |             |   |
| R-0b     |    |    |    |    |    |             |   |
| 7        | 6  | 5  | 4  | 3  | 2  | 1           | 0 |
| RESERVED |    |    |    |    |    | io_status_2 |   |
| R-0b     |    |    |    |    |    | R-0b        |   |

表 8-72. IO\_STATUS\_2 Register Field Descriptions

| Bit  | Field       | Type | Reset | Description                                                                                                                                                                                                                          |
|------|-------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-2 | RESERVED    | R    | 0b    | Reserved                                                                                                                                                                                                                             |
| 1-0  | io_status_2 | R    | 0b    | "If IO direction is controlled via register (IO_MUX_CFG) and (IO_INPUT_MODE_2), and direction is INPUT (i.e. io_oe_n_force_ctrl=1, io_input_mode[*]=1) - shows the current value of the following IOs: bit 0 - RX_D1 bit 1 - RX_D2 " |

### 8.6.2.47 CHIP\_SOR\_1 Register (Address = 45Dh) [Reset = 0000h]

CHIP\_SOR\_1 is shown in 图 8-66 and described in 表 8-73.

Return to the 表 8-25.

图 8-66. CHIP\_SOR\_1 Register

| 15         | 14         | 13         | 12          | 11         | 10       | 9          | 8          |
|------------|------------|------------|-------------|------------|----------|------------|------------|
| RESERVED   | RESERVED   | LED1_POR   | RX_D3_POR   | RESERVED   | RESERVED | LED0_STRAP | RXD3_STRAP |
| R-0b       | R-0b       | R-0b       | R-0b        | R-0b       | R-0b     | R-0b       | R-0b       |
| 7          | 6          | 5          | 4           | 3          | 2        | 1          | 0          |
| RXD2_STRAP | RXD1_STRAP | RXD0_STRAP | RXCLK_STRAP | RXER_STRAP |          | RXDV_STRAP |            |
| R-0b       | R-0b       | R-0b       | R-0b        | R-0b       |          | R-0b       |            |

表 8-73. CHIP\_SOR\_1 Register Field Descriptions

| Bit | Field       | Type | Reset | Description                               |
|-----|-------------|------|-------|-------------------------------------------|
| 15  | RESERVED    | R    | 0b    |                                           |
| 14  | RESERVED    | R    | 0b    | Reserved                                  |
| 13  | LED1_POR    | R    | 0b    | LED_1 strap sampled at power up           |
| 12  | RX_D3_POR   | R    | 0b    | RX_D3 strap sampled at power up           |
| 11  | RESERVED    | R    | 0b    | Reserved                                  |
| 10  | RESERVED    | R    | 0b    | Reserved                                  |
| 9   | LED0_STRAP  | R    | 0b    | LED_0 strap sampled at power up or reset  |
| 8   | RXD3_STRAP  | R    | 0b    | RX_D3 strap sampled at reset              |
| 7   | RXD2_STRAP  | R    | 0b    | RX_D2 strap sampled at power up or reset  |
| 6   | RXD1_STRAP  | R    | 0b    | RX_D1 strap sampled at power up or reset  |
| 5   | RXD0_STRAP  | R    | 0b    | RX_D0 strap sampled at power up or reset  |
| 4   | RXCLK_STRAP | R    | 0b    | RX_CLK strap sampled at power up or reset |
| 3-2 | RXER_STRAP  | R    | 0b    | RX_ER strap sampled at power up or reset  |
| 1-0 | RXDV_STRAP  | R    | 0b    | RX_DV strap sampled at power up or reset  |

### 8.6.2.48 LED1\_CLKOUT\_ANA\_CTRL Register (Address = 45Fh) [Reset = 000Ch]

LED1\_CLKOUT\_ANA\_CTRL is shown in 图 8-67 and described in 表 8-74.

Return to the 表 8-25.

图 8-67. LED1\_CLKOUT\_ANA\_CTRL Register

|          |          |          |                        |                    |    |                     |   |
|----------|----------|----------|------------------------|--------------------|----|---------------------|---|
| 15       | 14       | 13       | 12                     | 11                 | 10 | 9                   | 8 |
| RESERVED | RESERVED | RESERVED |                        |                    |    |                     |   |
| R/W-0b   | R/W-0b   | R-0b     |                        |                    |    |                     |   |
| 7        | 6        | 5        | 4                      | 3                  | 2  | 1                   | 0 |
| RESERVED |          |          | clkout_ana_sel_1p0v_sl | led_1_ana_mux_ctrl |    | clkout_ana_mux_ctrl |   |
| R-0b     |          |          | R/W-0b                 | R/W-11b            |    | R/W-0b              |   |

表 8-74. LED1\_CLKOUT\_ANA\_CTRL Register Field Descriptions

| Bit  | Field                  | Type | Reset | Description                                                                                                                                                                                                                                                                                                                        |
|------|------------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | RESERVED               | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                                                                                           |
| 14   | RESERVED               | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                                                                                           |
| 13-5 | RESERVED               | R    | 0b    | Reserved                                                                                                                                                                                                                                                                                                                           |
| 4    | clkout_ana_sel_1p0v_sl | R/W  | 0b    | For selecting test line b/w analog test clocks                                                                                                                                                                                                                                                                                     |
| 3-2  | led_1_ana_mux_ctrl     | R/W  | 11b   | Selects the signal to be sent out on LED_1 pin Automatically selects output from digital if Pin6(LED_1) is strapped As daisy chain CLKOUT if(RX_D3_strap == 1) reset_val = 2'b00 else reset_val = 2'b11<br>0b = Daisy chain clock<br>1b = TX_TCLK for test modes<br>10b = ANA Test clock<br>11b = clkout_out_1p0v_sl from digital  |
| 1-0  | clkout_ana_mux_ctrl    | R/W  | 0b    | Selects the signal to be sent out on CLKOUT pin Automatically selects output from digital if Pin6(LED_1) is strapped As daisy chain CLKOUT if(RX_D3_strap == 1) reset_val = 2'b11 else reset_val = 2'b00<br>0b = Daisy chain clock<br>1b = TX_TCLK for test modes<br>10b = ANA Test clock<br>11b = clkout_out_1p0v_sl from digital |

### 8.6.2.49 PCS\_CTRL\_1 Register (Address = 485h) [Reset = 1078h]

PCS\_CTRL\_1 is shown in 图 8-68 and described in 表 8-75.

Return to the 表 8-25.

图 8-68. PCS\_CTRL\_1 Register

| 15                        | 14                          | 13                         | 12               | 11       | 10 | 9 | 8                         |
|---------------------------|-----------------------------|----------------------------|------------------|----------|----|---|---------------------------|
| RESERVED                  | cfg_force_slave_phase1_done | cfg_dis_ipg_scr_lock_check | cfg_link_control | RESERVED |    |   | cfg_desc_first_lock_count |
| R-0b                      | R/W-0b                      | R/W-0b                     | R/W-1b           | R-0b     |    |   | R/W-1111000b              |
| 7                         | 6                           | 5                          | 4                | 3        | 2  | 1 | 0                         |
| cfg_desc_first_lock_count |                             |                            |                  |          |    |   |                           |
| R/W-1111000b              |                             |                            |                  |          |    |   |                           |

表 8-75. PCS\_CTRL\_1 Register Field Descriptions

| Bit  | Field                       | Type | Reset    | Description                                        |
|------|-----------------------------|------|----------|----------------------------------------------------|
| 15   | RESERVED                    | R    | 0b       | Reserved                                           |
| 14   | cfg_force_slave_phase1_done | R/W  | 0b       | Force to say phase1 of DSP slave training done     |
| 13   | cfg_dis_ipg_scr_lock_check  | R/W  | 0b       | Disable scrambler lock check during IPG            |
| 12   | cfg_link_control            | R/W  | 1b       | Enable for the entire training/linkup to start     |
| 11-9 | RESERVED                    | R    | 0b       | Reserved                                           |
| 8-0  | cfg_desc_first_lock_count   | R/W  | 1111000b | Number of idle symbols to decide on scrambler lock |

### 8.6.2.50 PCS\_CTRL\_2 Register (Address = 486h) [Reset = 0A05h]

PCS\_CTRL\_2 is shown in 图 8-69 and described in 表 8-76.

Return to the 表 8-25.

图 8-69. PCS\_CTRL\_2 Register

|                      |    |    |    |                            |    |   |   |
|----------------------|----|----|----|----------------------------|----|---|---|
| 15                   | 14 | 13 | 12 | 11                         | 10 | 9 | 8 |
| cfg_desc_error_count |    |    |    |                            |    |   |   |
| R/W-1010b            |    |    |    |                            |    |   |   |
| 7                    | 6  | 5  | 4  | 3                          | 2  | 1 | 0 |
| RESERVED             |    |    |    | cfg_rem_rcvr_sts_error_cnt |    |   |   |
| R-0b                 |    |    |    | R/W-101b                   |    |   |   |

表 8-76. PCS\_CTRL\_2 Register Field Descriptions

| Bit  | Field                          | Type | Reset | Description                                                     |
|------|--------------------------------|------|-------|-----------------------------------------------------------------|
| 15-8 | cfg_desc_error_count           | R/W  | 1010b | Number of non-idle ymbols to look for to say scrambler unlocked |
| 7-5  | RESERVED                       | R    | 0b    | Reserved                                                        |
| 4-0  | cfg_rem_rcvr_sts_error_c<br>nt | R/W  | 101b  | No of error symbols to rem rcvr status to go low                |

### 8.6.2.51 TX\_INTER\_CFG Register (Address = 489h) [Reset = 0001h]

TX\_INTER\_CFG is shown in 图 8-70 and described in 表 8-77.

Return to the 表 8-25.

图 8-70. TX\_INTER\_CFG Register

|          |    |    |    |    |                             |                          |                           |
|----------|----|----|----|----|-----------------------------|--------------------------|---------------------------|
| 15       | 14 | 13 | 12 | 11 | 10                          | 9                        | 8                         |
| RESERVED |    |    |    |    |                             |                          |                           |
| R-0b     |    |    |    |    |                             |                          |                           |
| 7        | 6  | 5  | 4  | 3  | 2                           | 1                        | 0                         |
| RESERVED |    |    |    |    | cfg_force_tx_int<br>erleave | cfg_tx_interleav<br>e_en | cfg_interleave_<br>det_en |
| R-0b     |    |    |    |    | R/W-0b                      | R/W-0b                   | R/W-1b                    |

表 8-77. TX\_INTER\_CFG Register Field Descriptions

| Bit  | Field                   | Type | Reset | Description                                                                                                                                               |
|------|-------------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-3 | RESERVED                | R    | 0b    | Reserved                                                                                                                                                  |
| 2    | cfg_force_tx_interleave | R/W  | 0b    | Force interleave on Tx                                                                                                                                    |
| 1    | cfg_tx_interleave_en    | R/W  | 0b    | Enable interleave on tx, if interleave detected on the Rx<br>0b = Interleave on Tx disabled<br>1b = Interleave on Tx enabled if interleave detected on Rx |
| 0    | cfg_interleave_det_en   | R/W  | 1b    | Enable interleave detection<br>0b = Disable Interleave Detection<br>1b = Enable Interleave Detection                                                      |

### 8.6.2.52 JABBER\_CFG Register (Address = 496h) [Reset = 044Ch]

JABBER\_CFG is shown in 图 8-71 and described in 表 8-78.

Return to the 表 8-25.

图 8-71. JABBER\_CFG Register

|                       |    |    |    |    |                       |   |   |
|-----------------------|----|----|----|----|-----------------------|---|---|
| 15                    | 14 | 13 | 12 | 11 | 10                    | 9 | 8 |
| RESERVED              |    |    |    |    | cfg_rcv_jab_timer_val |   |   |
| R-0b                  |    |    |    |    | R/W-10001001100b      |   |   |
| 7                     | 6  | 5  | 4  | 3  | 2                     | 1 | 0 |
| cfg_rcv_jab_timer_val |    |    |    |    |                       |   |   |
| R/W-10001001100b      |    |    |    |    |                       |   |   |

表 8-78. JABBER\_CFG Register Field Descriptions

| Bit   | Field                 | Type | Reset            | Description                  |
|-------|-----------------------|------|------------------|------------------------------|
| 15-11 | RESERVED              | R    | 0b               | Reserved                     |
| 10-0  | cfg_rcv_jab_timer_val | R/W  | 1000100110<br>0b | Jabber timeout count in usec |

### 8.6.2.53 TEST\_MODE\_CTRL Register (Address = 497h) [Reset = 01C0h]

TEST\_MODE\_CTRL is shown in 图 8-72 and described in 表 8-79.

Return to the 表 8-25.

图 8-72. TEST\_MODE\_CTRL Register

|                           |    |    |    |          |    |                           |   |
|---------------------------|----|----|----|----------|----|---------------------------|---|
| 15                        | 14 | 13 | 12 | 11       | 10 | 9                         | 8 |
| RESERVED                  |    |    |    |          |    | cfg_test_mode1_symbol_cnt |   |
| R-0b                      |    |    |    |          |    | R/W-11100b                |   |
| 7                         | 6  | 5  | 4  | 3        | 2  | 1                         | 0 |
| cfg_test_mode1_symbol_cnt |    |    |    | RESERVED |    |                           |   |
| R/W-11100b                |    |    |    | R-0b     |    |                           |   |

表 8-79. TEST\_MODE\_CTRL Register Field Descriptions

| Bit   | Field                     | Type | Reset  | Description                                                                        |
|-------|---------------------------|------|--------|------------------------------------------------------------------------------------|
| 15-10 | RESERVED                  | R    | 0b     | Reserved                                                                           |
| 9-4   | cfg_test_mode1_symbol_cnt | R/W  | 11100b | number of +1/-1 symbols to send in test_mode_1 N= 2 + 2* CFG_TEST_MODE1_SYMBOL_CNT |
| 3-0   | RESERVED                  | R    | 0b     | Reserved                                                                           |

### 8.6.2.54 RXF\_CFG Register (Address = 4A0h) [Reset = 1000h]

RXF\_CFG is shown in 图 8-73 and described in 表 8-80.

Return to the 表 8-25.

图 8-73. RXF\_CFG Register

|                      |          |          |          |          |          |          |          |
|----------------------|----------|----------|----------|----------|----------|----------|----------|
| 15                   | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| bits_nibbles_swap    | sfd_byte | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-0b               | R/W-0b   | R/W-1b   | R/W-0b   | R/W-0b   | R/W-0b   | R/W-0b   | R/W-0b   |
| 7                    | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| enhanced_mac_support | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED |
| R/W-0b               | R/W-0b   | R/W-0b   | R/W-0b   | R/W-0b   | R/W-0b   | R-0b     | R/W-0b   |

表 8-80. RXF\_CFG Register Field Descriptions

| Bit   | Field                | Type | Reset | Description                                                                                                                                                                                                                                                       |
|-------|----------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-14 | bits_nibbles_swap    | R/W  | 0b    | Option to swap bits / nibbles inside every RX data byte<br>0b = regular order, no swaps - RXD[3-0]<br>1b = swap bits order - RXD[0-3]<br>1010b = swap nibbles order - { RXD[3-0] , RXD[7-4] }<br>1011b = swap bits order in each nibble - { RXD[4-7] , RXD[0-3] } |
| 13    | sfd_byte             | R/W  | 0b    | 0 - SFD is 0xD5 (i.e. RXF module searches 0xD5) 1 - SFD is 0x5D (i.e. RXF module searches 0x5D)<br>0b = SFD is 0xD5 (i.e. RXF module searches 0xD5)<br>1b = SFD is 0x5D (i.e. RXF module searches 0x5D)                                                           |
| 12    | RESERVED             | R/W  | 1b    | Reserved                                                                                                                                                                                                                                                          |
| 11    | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 10-9  | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 8     | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 7     | enhanced_mac_support | R/W  | 0b    | Enables enhanced RX features. This bit shall be set when using wakeup abilities, CRC check or RX 1588 indication                                                                                                                                                  |
| 6     | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 5     | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 4     | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 3     | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 2     | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 1     | RESERVED             | R    | 0b    | Reserved                                                                                                                                                                                                                                                          |
| 0     | RESERVED             | R/W  | 0b    | Reserved                                                                                                                                                                                                                                                          |

### 8.6.2.55 PG\_REG\_4 Register (Address = 553h) [Reset = 0000h]

PG\_REG\_4 is shown in 图 8-74 and described in 表 8-81.

Return to the 表 8-25.

图 8-74. PG\_REG\_4 Register

|          |    |              |               |          |    |   |   |
|----------|----|--------------|---------------|----------|----|---|---|
| 15       | 14 | 13           | 12            | 11       | 10 | 9 | 8 |
| RESERVED |    | force_pol_en | force_pol_val | RESERVED |    |   |   |
| R/W-0b   |    | R/W-0b       | R/W-0b        | R/W-0b   |    |   |   |
| 7        | 6  | 5            | 4             | 3        | 2  | 1 | 0 |
| RESERVED |    |              |               |          |    |   |   |
| R/W-0b   |    |              |               |          |    |   |   |

表 8-81. PG\_REG\_4 Register Field Descriptions

| Bit   | Field         | Type | Reset | Description                                                                                                        |
|-------|---------------|------|-------|--------------------------------------------------------------------------------------------------------------------|
| 15-14 | RESERVED      | R/W  | 0b    | Reserved                                                                                                           |
| 13    | force_pol_en  | R/W  | 0b    | Enable force on polarity<br>0b = Auto-polarity on MDI<br>1b = Force polarity on MDI                                |
| 12    | force_pol_val | R/W  | 0b    | Polarity force value. Only valid if bit [13] is 1.<br>0b = Forced Normal polarity<br>1b = Forced Inverted polarity |
| 11-0  | RESERVED      | R/W  | 0b    | Reserved                                                                                                           |

### 8.6.2.56 TC1\_CFG\_RW Register (Address = 560h) [Reset = 07E4h]

TC1\_CFG\_RW is shown in 图 8-75 and described in 表 8-82.

Return to the 表 8-25.

图 8-75. TC1\_CFG\_RW Register

|                           |    |          |                        |    |                           |   |   |
|---------------------------|----|----------|------------------------|----|---------------------------|---|---|
| 15                        | 14 | 13       | 12                     | 11 | 10                        | 9 | 8 |
| RESERVED                  |    | RESERVED | cfg_link_status_metric |    | cfg_link_failure_multihot |   |   |
| R-0b                      |    | R/W-0b   | R/W-0b                 |    | R/W-111111b               |   |   |
| 7                         | 6  | 5        | 4                      | 3  | 2                         | 1 | 0 |
| cfg_link_failure_multihot |    |          | cfg_comm_timer_thrs    |    | cfg_bad_sqi_thrs          |   |   |
| R/W-111111b               |    |          | R/W-0b                 |    | R/W-100b                  |   |   |

表 8-82. TC1\_CFG\_RW Register Field Descriptions

| Bit   | Field                     | Type | Reset   | Description                                                                                                                                                                                                                                                                    |
|-------|---------------------------|------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-14 | RESERVED                  | R    | 0b      | Reserved                                                                                                                                                                                                                                                                       |
| 13    | RESERVED                  | R/W  | 0b      | Reserved                                                                                                                                                                                                                                                                       |
| 12-11 | cfg_link_status_metric    | R/W  | 0b      | selects following link up signals as defined by C&S<br>0b = link_up_c_and_s<br>1b = link_monitor_status<br>10b = (phy_control = SEND_DATA)<br>11b = comm_ready from TC1 spec                                                                                                   |
| 10-5  | cfg_link_failure_multihot | R/W  | 111111b | each bit enables logging of link failure in the given scenario:<br>bit[5] - SQI greater than configured threshold in register<br>cfg_bad_sqi_thrs<br>bit[6] - RCV_JABBER_DET5 - BAD_SSD<br>bit[7] - LINK_FAILED<br>bit[8] - RX_ERROR<br>bit[9] - BAD_END<br>bit[10] - RESERVED |
| 4-3   | cfg_comm_timer_thrs       | R/W  | 0b      | selects the hysteresis timer value for TC1 comm ready<br>0b = 2ms<br>1b = 500us<br>10b = 1ms<br>11b = 4ms                                                                                                                                                                      |
| 2-0   | cfg_bad_sqi_thrs          | R/W  | 100b    | SQI threshold used to increment Link Failure Count defined by TC1. Whenever SQI becomes worse than the threshold, link failure count (Register 0x0561 bit[9:0]) as defined by TC1 is incremented                                                                               |

### 8.6.2.57 TC1\_LINK\_FAIL\_LOSS Register (Address = 561h) [Reset = 0000h]

TC1\_LINK\_FAIL\_LOSS is shown in 图 8-76 and described in 表 8-83.

Return to the 表 8-25.

图 8-76. TC1\_LINK\_FAIL\_LOSS Register

|               |    |    |    |    |    |               |   |
|---------------|----|----|----|----|----|---------------|---|
| 15            | 14 | 13 | 12 | 11 | 10 | 9             | 8 |
| link_losses   |    |    |    |    |    | link_failures |   |
| R-0b          |    |    |    |    |    | R-0b          |   |
| 7             | 6  | 5  | 4  | 3  | 2  | 1             | 0 |
| link_failures |    |    |    |    |    |               |   |
| R-0b          |    |    |    |    |    |               |   |

表 8-83. TC1\_LINK\_FAIL\_LOSS Register Field Descriptions

| Bit   | Field         | Type | Reset | Description                                                                                       |
|-------|---------------|------|-------|---------------------------------------------------------------------------------------------------|
| 15-10 | link_losses   | R    | 0b    | Number of Link Losses occurred since last power cycle (as per TC1 specification)                  |
| 9-0   | link_failures | R    | 0b    | Number of Link Failures causing NOT a link loss since last power cycle (as per TC1 specification) |

### 8.6.2.58 TC1\_LINK\_TRAINING\_TIME Register (Address = 562h) [Reset = 0000h]

TC1\_LINK\_TRAINING\_TIME is shown in 图 8-77 and described in 表 8-84.

Return to the 表 8-25.

图 8-77. TC1\_LINK\_TRAINING\_TIME Register

|            |          |    |    |      |    |   |   |
|------------|----------|----|----|------|----|---|---|
| 15         | 14       | 13 | 12 | 11   | 10 | 9 | 8 |
| comm_ready | RESERVED |    |    |      |    |   |   |
| R-0b       |          |    |    | R-0b |    |   |   |
| 7          | 6        | 5  | 4  | 3    | 2  | 1 | 0 |
| lq_ltt     |          |    |    |      |    |   |   |
| R-0b       |          |    |    |      |    |   |   |

表 8-84. TC1\_LINK\_TRAINING\_TIME Register Field Descriptions

| Bit  | Field      | Type | Reset | Description                                                                                                                                                                                    |
|------|------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | comm_ready | R    | 0b    | TC1 comm ready signal (Optimized link status indication for higher Layers to indicate if communication is possible via link)<br>0b = Communication Not Possible<br>1b = Communication Possible |
| 14-8 | RESERVED   | R    | 0b    | Reserved                                                                                                                                                                                       |
| 7-0  | lq_ltt     | R    | 0b    | Link training time of the last link training (as per TC1 specification)                                                                                                                        |

### 8.6.2.59 RGMII\_CTRL Register (Address = 600h) [Reset = 0030h]

RGMII\_CTRL is shown in 图 8-78 and described in 表 8-85.

Return to the 表 8-25.

图 8-78. RGMII\_CTRL Register

|          |                       |    |    |              |               |               |                     |
|----------|-----------------------|----|----|--------------|---------------|---------------|---------------------|
| 15       | 14                    | 13 | 12 | 11           | 10            | 9             | 8                   |
| RESERVED |                       |    |    |              |               |               |                     |
| R-0b     |                       |    |    |              |               |               |                     |
| 7        | 6                     | 5  | 4  | 3            | 2             | 1             | 0                   |
| RESERVED | rgmii_tx_half_full_th |    |    | cfg_rgmii_en | inv_rgmii_txd | inv_rgmii_rxd | sup_tx_err_fd_rgmii |
| R-0b     | R/W-11b               |    |    | R/W-0b       | R/W-0b        | R/W-0b        | R/W-0b              |

表 8-85. RGMII\_CTRL Register Field Descriptions

| Bit  | Field                 | Type | Reset | Description                                                                                                                          |
|------|-----------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------|
| 15-7 | RESERVED              | R    | 0b    | Reserved                                                                                                                             |
| 6-4  | rgmii_tx_half_full_th | R/W  | 11b   | RGMII TX sync FIFO half full threshold in number of nibbles                                                                          |
| 3    | cfg_rgmii_en          | R/W  | 0b    | RGMII enable bit Default from strap if(RX_D2_strap == 1) reset_val = 1 else reset_val = 0<br>0b = RGMII disable<br>1b = RGMII enable |
| 2    | inv_rgmii_txd         | R/W  | 0b    | Invert RGMII Tx wire order - full swap [3:0] -- [0:3]                                                                                |
| 1    | inv_rgmii_rxd         | R/W  | 0b    | Invert RGMII Rx wire order - full swap [3:0] -- [0:3]                                                                                |
| 0    | sup_tx_err_fd_rgmii   | R/W  | 0b    | this bit can disable the TX_ERR indication input                                                                                     |

### 8.6.2.60 RGMII\_FIFO\_STATUS Register (Address = 601h) [Reset = 0000h]

RGMII\_FIFO\_STATUS is shown in 图 8-79 and described in 表 8-86.

Return to the 表 8-25.

图 8-79. RGMII\_FIFO\_STATUS Register

|          |    |    |    |    |    |                      |                       |
|----------|----|----|----|----|----|----------------------|-----------------------|
| 15       | 14 | 13 | 12 | 11 | 10 | 9                    | 8                     |
| RESERVED |    |    |    |    |    |                      |                       |
| R-0b     |    |    |    |    |    |                      |                       |
| 7        | 6  | 5  | 4  | 3  | 2  | 1                    | 0                     |
| RESERVED |    |    |    |    |    | rgmii_tx_af_full_err | rgmii_tx_af_empty_err |
| R-0b     |    |    |    |    |    | R-0b                 | R-0b                  |

表 8-86. RGMII\_FIFO\_STATUS Register Field Descriptions

| Bit  | Field                 | Type | Reset | Description               |
|------|-----------------------|------|-------|---------------------------|
| 15-2 | RESERVED              | R    | 0b    | Reserved                  |
| 1    | rgmii_tx_af_full_err  | R    | 0b    | RGMII Tx fifo full error  |
| 0    | rgmii_tx_af_empty_err | R    | 0b    | RGMII Tx fifo empty error |

### 8.6.2.61 RGMII\_CLK\_SHIFT\_CTRL Register (Address = 602h) [Reset = 0000h]

RGMII\_CLK\_SHIFT\_CTRL is shown in 图 8-80 and described in 表 8-87.

Return to the 表 8-25.

图 8-80. RGMII\_CLK\_SHIFT\_CTRL Register

|          |    |    |    |    |    |                            |                            |
|----------|----|----|----|----|----|----------------------------|----------------------------|
| 15       | 14 | 13 | 12 | 11 | 10 | 9                          | 8                          |
| RESERVED |    |    |    |    |    |                            |                            |
| R-0b     |    |    |    |    |    |                            |                            |
| 7        | 6  | 5  | 4  | 3  | 2  | 1                          | 0                          |
| RESERVED |    |    |    |    |    | cfg_rgmii_rx_clk_shift_sel | cfg_rgmii_tx_clk_shift_sel |
| R-0b     |    |    |    |    |    | R/W-0b                     | R/W-0b                     |

表 8-87. RGMII\_CLK\_SHIFT\_CTRL Register Field Descriptions

| Bit  | Field                      | Type | Reset | Description                                                                                                                                                                                                                                                                          |
|------|----------------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-2 | RESERVED                   | R    | 0b    | Reserved                                                                                                                                                                                                                                                                             |
| 1    | cfg_rgmii_rx_clk_shift_sel | R/W  | 0b    | 0: clock and data are aligned 1: clock on PIN is delayed by 90 degrees relative to RGMII_RX data if({RX_D2_strap, RX_D1_strap} == 2'b11) reset_val = 1 else reset_val = 0<br>0b = clock and data are aligned<br>1b = clock on PIN is delayed by 90 degrees relative to RGMII_RX data |
| 0    | cfg_rgmii_tx_clk_shift_sel | R/W  | 0b    | use this mode when RGMII_TX_CLK and RGMII_TXD are aligned if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b101) reset_val = 1 else if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b110) reset_val = 1 else reset_val = 0                                                            |

### 8.6.2.62 RGMII\_EEE\_CTRL Register (Address = 603h) [Reset = 0000h]

RGMII\_EEE\_CTRL is shown in 图 8-81 and described in 表 8-88.

Return to the 表 8-25.

图 8-81. RGMII\_EEE\_CTRL Register

|          |    |    |    |    |    |                             |   |
|----------|----|----|----|----|----|-----------------------------|---|
| 15       | 14 | 13 | 12 | 11 | 10 | 9                           | 8 |
| RESERVED |    |    |    |    |    |                             |   |
| R-0b     |    |    |    |    |    |                             |   |
| 7        | 6  | 5  | 4  | 3  | 2  | 1                           | 0 |
| RESERVED |    |    |    |    |    | cfg_rgmii_wake_signaling_en |   |
| R-0b     |    |    |    |    |    | R/W-0b                      |   |

表 8-88. RGMII\_EEE\_CTRL Register Field Descriptions

| Bit  | Field                       | Type | Reset | Description                                                                                                                                                                                                                                                                          |
|------|-----------------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-2 | RESERVED                    | R    | 0b    | Reserved                                                                                                                                                                                                                                                                             |
| 1-0  | cfg_rgmii_wake_signaling_en | R/W  | 0b    | RGMII signaling behavior during exit LPI period.<br>Bit[1] - exhibit rx_err on rx_ctrl for lpi_exit, else rx_ctrl is zero for both lpi and exit_lpi periods.<br>Bit[0] - exhibit zeros on rxd for lpi_exit, else rxd=IB_code<br>Note: option 00b is not supported, non-valid coding. |

### 8.6.2.63 SGMII\_CTRL\_1 Register (Address = 608h) [Reset = 007Bh]

SGMII\_CTRL\_1 is shown in 图 8-82 and described in 表 8-89.

Return to the 表 8-25.

图 8-82. SGMII\_CTRL\_1 Register

| 15                      | 14                     | 13                  | 12                   | 11                     | 10                  | 9            | 8                       |
|-------------------------|------------------------|---------------------|----------------------|------------------------|---------------------|--------------|-------------------------|
| sgmii_tx_err_dis        | cfg_align_idx_force_en | cfg_align_idx_value |                      |                        |                     | cfg_sgmii_en | cfg_sgmii_rx_pol_invert |
| R/W-0b                  | R/W-0b                 | R/W-0b              |                      |                        |                     | R/W-0b       | R/W-0b                  |
| 7                       | 6                      | 5                   | 4                    | 3                      | 2                   | 1            | 0                       |
| cfg_sgmii_tx_pol_invert | serdes_tx_bits_order   |                     | serdes_rx_bits_order | cfg_sgmii_align_pkt_en | sgmii_autoneg_timer |              | sgmii_autoneg_en        |
| R/W-0b                  | R/W-11b                |                     | R/W-1b               | R/W-1b                 | R/W-1b              |              | R/W-1b                  |

表 8-89. SGMII\_CTRL\_1 Register Field Descriptions

| Bit   | Field                   | Type | Reset | Description                                                                                                                                                                                   |
|-------|-------------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | sgmii_tx_err_dis        | R/W  | 0b    | SGMII TX err disable bit                                                                                                                                                                      |
| 14    | cfg_align_idx_force_en  | R/W  | 0b    | Force word boundary index selection                                                                                                                                                           |
| 13-10 | cfg_align_idx_value     | R/W  | 0b    | when cfg_align_idx_force is set, This value set the iword boundary index                                                                                                                      |
| 9     | cfg_sgmii_en            | R/W  | 0b    | SGMII enable bit Default from strap if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b000) reset_val = 1 else reset_val = 0<br>0b = SGMII MAC i/f disabled<br>1b = SGMII MAC i/f enabled       |
| 8     | cfg_sgmii_rx_pol_invert | R/W  | 0b    | SGMII RX bus invert polarity                                                                                                                                                                  |
| 7     | cfg_sgmii_tx_pol_invert | R/W  | 0b    | SGMII TX bus invert polarity                                                                                                                                                                  |
| 6-5   | serdes_tx_bits_order    | R/W  | 11b   | SERDES TX bits order (input to digital core)                                                                                                                                                  |
| 4     | serdes_rx_bits_order    | R/W  | 1b    | SERDES RX bits order (output of digital core) : 0 - MSB-first (default)<br>1 - LSB-first (reversed order)                                                                                     |
| 3     | cfg_sgmii_align_pkt_en  | R/W  | 1b    | For aligning the start of read out TX packet (towards serializer) w/ tx_even pulse. To sync with the Code_Group/OSET FSM code slots. Default is '1', when using '0' we go back to Gemini code |
| 2-1   | sgmii_autoneg_timer     | R/W  | 1b    | Selects duration of SGMII Auto-Negotiation timer<br>0b = 1.6ms<br>1b = 2us<br>10b = 800us<br>11b = 11ms                                                                                       |
| 0     | sgmii_autoneg_en        | R/W  | 1b    | sgmii auto negotiation enable<br>0b = SGMII autoneg disabled<br>1b = SGMII autoneg enabled                                                                                                    |

### 8.6.2.64 SGMII\_EEE\_CTRL\_1 Register (Address = 609h) [Reset = 0000h]

SGMII\_EEE\_CTRL\_1 is shown in [图 8-83](#) and described in [表 8-90](#).

Return to the [表 8-25](#).

**图 8-83. SGMII\_EEE\_CTRL\_1 Register**

|                           |    |                           |    |    |    |                           |                                  |
|---------------------------|----|---------------------------|----|----|----|---------------------------|----------------------------------|
| 15                        | 14 | 13                        | 12 | 11 | 10 | 9                         | 8                                |
| cfg_sgmii_tx_tr_timer_val |    |                           |    |    |    | cfg_sgmii_tx_tq_timer_val |                                  |
| R/W-0b                    |    |                           |    |    |    | R/W-0b                    |                                  |
| 7                         | 6  | 5                         | 4  | 3  | 2  | 1                         | 0                                |
| cfg_sgmii_tx_tq_timer_val |    | cfg_sgmii_tx_ts_timer_val |    |    |    |                           | cfg_support_non_eee_mac_sgmii_en |
| R/W-0b                    |    | R/W-0b                    |    |    |    |                           | R/W-0b                           |

**表 8-90. SGMII\_EEE\_CTRL\_1 Register Field Descriptions**

| Bit   | Field                            | Type | Reset | Description                                                      |
|-------|----------------------------------|------|-------|------------------------------------------------------------------|
| 15-11 | cfg_sgmii_tx_tr_timer_val        | R/W  | 0b    |                                                                  |
| 10-6  | cfg_sgmii_tx_tq_timer_val        | R/W  | 0b    |                                                                  |
| 5-1   | cfg_sgmii_tx_ts_timer_val        | R/W  | 0b    |                                                                  |
| 0     | cfg_support_non_eee_mac_sgmii_en | R/W  | 0b    | special mode to support non sgmii eee mac in eee mode in the phy |

### 8.6.2.65 SGMII\_STATUS Register (Address = 60Ah) [Reset = 0000h]

SGMII\_STATUS is shown in 图 8-84 and described in 表 8-91.

Return to the 表 8-25.

图 8-84. SGMII\_STATUS Register

|               |    |    |                     |                    |                        |              |                 |
|---------------|----|----|---------------------|--------------------|------------------------|--------------|-----------------|
| 15            | 14 | 13 | 12                  | 11                 | 10                     | 9            | 8               |
| RESERVED      |    |    | sgmii_page_received | link_status_1000bx | sgmii_autoneg_complete | cfg_align_en | cfg_sync_status |
| R-0b          |    |    | R-0b                | R-0b               | R-0b                   | R-0b         | R-0b            |
| 7             | 6  | 5  | 4                   | 3                  | 2                      | 1            | 0               |
| cfg_align_idx |    |    |                     | RESERVED           |                        |              |                 |
| R-0b          |    |    |                     | R-0b               |                        |              |                 |

表 8-91. SGMII\_STATUS Register Field Descriptions

| Bit   | Field                  | Type | Reset | Description                                                                                        |
|-------|------------------------|------|-------|----------------------------------------------------------------------------------------------------|
| 15-13 | RESERVED               | R    | 0b    | Reserved                                                                                           |
| 12    | sgmii_page_received    | R    | 0b    | Clear on read bit. Indicates that a new auto neg page was received                                 |
| 11    | link_status_1000bx     | R    | 0b    | sgmii link status<br>0b = SGMII link is down<br>1b = SGMII link is up                              |
| 10    | sgmii_autoneg_complete | R    | 0b    | sgmii autoneg complete indication<br>0b = SGMII autoneg incomplete<br>1b = SGMII autoneg completed |
| 9     | cfg_align_en           | R    | 0b    | word boundary FSM - align indication                                                               |
| 8     | cfg_sync_status        | R    | 0b    | word boundary FSM - sync status indication                                                         |
| 7-4   | cfg_align_idx          | R    | 0b    | word boundary index selection                                                                      |
| 3-0   | RESERVED               | R    | 0b    | Reserved                                                                                           |

### 8.6.2.66 SGMII\_EEE\_CTRL\_2 Register (Address = 60Bh) [Reset = 0005h]

SGMII\_EEE\_CTRL\_2 is shown in 图 8-85 and described in 表 8-92.

Return to the 表 8-25.

图 8-85. SGMII\_EEE\_CTRL\_2 Register

|          |    |    |    |                              |    |   |   |
|----------|----|----|----|------------------------------|----|---|---|
| 15       | 14 | 13 | 12 | 11                           | 10 | 9 | 8 |
| RESERVED |    |    |    |                              |    |   |   |
| R-0b     |    |    |    |                              |    |   |   |
| 7        | 6  | 5  | 4  | 3                            | 2  | 1 | 0 |
| RESERVED |    |    |    | cfg_sgmii_rx_quiet_timer_val |    |   |   |
| R-0b     |    |    |    | R/W-101b                     |    |   |   |

表 8-92. SGMII\_EEE\_CTRL\_2 Register Field Descriptions

| Bit  | Field                        | Type | Reset | Description                                                               |
|------|------------------------------|------|-------|---------------------------------------------------------------------------|
| 15-4 | RESERVED                     | R    | 0b    | Reserved                                                                  |
| 3-0  | cfg_sgmii_rx_quiet_timer_val | R/W  | 101b  | Configures the RX Quiet Timer Value.<br>Timer Value = (3100 + code*100)us |

### 8.6.2.67 SGMII\_CTRL\_2 Register (Address = 60Ch) [Reset = 0024h]

SGMII\_CTRL\_2 is shown in 图 8-86 and described in 表 8-93.

Return to the 表 8-25.

图 8-86. SGMII\_CTRL\_2 Register

|                           |                     |                 |    |    |                 |   |                          |
|---------------------------|---------------------|-----------------|----|----|-----------------|---|--------------------------|
| 15                        | 14                  | 13              | 12 | 11 | 10              | 9 | 8                        |
| RESERVED                  |                     |                 |    |    |                 |   | sgmii_cdr_lock_force_val |
| R-0b                      |                     |                 |    |    |                 |   | R/W-0b                   |
| 7                         | 6                   | 5               | 4  | 3  | 2               | 1 | 0                        |
| sgmii_cdr_lock_force_ctrl | sgmii_mr_restart_an | tx_half_full_th |    |    | rx_half_full_th |   |                          |
| R/W-0b                    | RH/W1S-0b           | R/W-100b        |    |    | R/W-100b        |   |                          |

表 8-93. SGMII\_CTRL\_2 Register Field Descriptions

| Bit  | Field                     | Type   | Reset | Description                            |
|------|---------------------------|--------|-------|----------------------------------------|
| 15-9 | RESERVED                  | R      | 0b    | Reserved                               |
| 8    | sgmii_cdr_lock_force_val  | R/W    | 0b    | SGMII cdr lock force value             |
| 7    | sgmii_cdr_lock_force_ctrl | R/W    | 0b    | SGMII cdr lock force enable            |
| 6    | sgmii_mr_restart_an       | RH/W1S | 0b    | Restart sgmii autonegotiation          |
| 5-3  | tx_half_full_th           | R/W    | 100b  | SGMII TX sync FIFO half full threshold |
| 2-0  | rx_half_full_th           | R/W    | 100b  | SGMII RX sync FIFO half full threshold |

### 8.6.2.68 SGMII\_FIFO\_STATUS Register (Address = 60Dh) [Reset = 0000h]

SGMII\_FIFO\_STATUS is shown in 图 8-87 and described in 表 8-94.

Return to the 表 8-25.

图 8-87. SGMII\_FIFO\_STATUS Register

|          |    |    |    |                      |                       |                      |                       |
|----------|----|----|----|----------------------|-----------------------|----------------------|-----------------------|
| 15       | 14 | 13 | 12 | 11                   | 10                    | 9                    | 8                     |
| RESERVED |    |    |    |                      |                       |                      |                       |
| R-0b     |    |    |    |                      |                       |                      |                       |
| 7        | 6  | 5  | 4  | 3                    | 2                     | 1                    | 0                     |
| RESERVED |    |    |    | sgmii_rx_af_full_err | sgmii_rx_af_empty_err | sgmii_tx_af_full_err | sgmii_tx_af_empty_err |
| R-0b     |    |    |    | H-0b                 | H-0b                  | H-0b                 | H-0b                  |

表 8-94. SGMII\_FIFO\_STATUS Register Field Descriptions

| Bit  | Field                 | Type | Reset | Description                                                                                                |
|------|-----------------------|------|-------|------------------------------------------------------------------------------------------------------------|
| 15-4 | RESERVED              | R    | 0b    | Reserved                                                                                                   |
| 3    | sgmii_rx_af_full_err  | H    | 0b    | SGMII RX fifo full error<br>0b = No error indication<br>1b = SGMII RX fifo full error has been indicated   |
| 2    | sgmii_rx_af_empty_err | H    | 0b    | SGMII RX fifo empty error<br>0b = No error indication<br>1b = SGMII RX fifo empty error has been indicated |
| 1    | sgmii_tx_af_full_err  | H    | 0b    | SGMII TX fifo full error<br>0b = No error indication<br>1b = SGMII TX fifo full error has been indicated   |
| 0    | sgmii_tx_af_empty_err | H    | 0b    | SGMII TX fifo empty error<br>0b = No error indication<br>1b = SGMII TX fifo empty error has been indicated |

### 8.6.2.69 PRBS\_STATUS\_1 Register (Address = 618h) [Reset = 0000h]

PRBS\_STATUS\_1 is shown in 图 8-88 and described in 表 8-95.

Return to the 表 8-25.

图 8-88. PRBS\_STATUS\_1 Register

|                 |    |    |    |    |    |   |   |
|-----------------|----|----|----|----|----|---|---|
| 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED        |    |    |    |    |    |   |   |
| R-0b            |    |    |    |    |    |   |   |
| 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| prbs_err_ov_cnt |    |    |    |    |    |   |   |
| R-0b            |    |    |    |    |    |   |   |

表 8-95. PRBS\_STATUS\_1 Register Field Descriptions

| Bit  | Field           | Type | Reset | Description                                                                                                                                                                                                                                                            |
|------|-----------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-8 | RESERVED        | R    | 0b    | Reserved                                                                                                                                                                                                                                                               |
| 7-0  | prbs_err_ov_cnt | R    | 0b    | Holds number of error counter overflow that received by the PRBS checker. Value in this register is locked when write is done to register 0x001B bit[0] or bit[1]. Counter stops on 0xFF. Note: when PRBS counters work in single mode, overflow counter is not active |

### 8.6.2.70 PRBS\_CTRL\_1 Register (Address = 619h) [Reset = 0574h]

PRBS\_CTRL\_1 is shown in 图 8-89 and described in 表 8-96.

Return to the 表 8-25.

图 8-89. PRBS\_CTRL\_1 Register

| 15       | 14               | 13             | 12        | 11                | 10                  | 9                | 8          |
|----------|------------------|----------------|-----------|-------------------|---------------------|------------------|------------|
| RESERVED |                  | cfg_pkt_gen_64 | send_pkt  | RESERVED          | cfg_prbs_chk_sel    |                  |            |
| R-0b     |                  | R/W-0b         | RH/W1S-0b | R-0b              | R/W-101b            |                  |            |
| 7        | 6                | 5              | 4         | 3                 | 2                   | 1                | 0          |
| RESERVED | cfg_prbs_gen_sel |                |           | cfg_prbs_cnt_mode | cfg_prbs_chk_enable | cfg_pkt_gen_prbs | pkt_gen_en |
| R-0b     | R/W-111b         |                |           | R/W-0b            | R/W-1b              | R/W-0b           | R/W-0b     |

表 8-96. PRBS\_CTRL\_1 Register Field Descriptions

| Bit   | Field               | Type   | Reset | Description                                                                                                                                                                                                                                                                             |
|-------|---------------------|--------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-14 | RESERVED            | R      | 0b    | Reserved                                                                                                                                                                                                                                                                                |
| 13    | cfg_pkt_gen_64      | R/W    | 0b    | 0b = Transmit 1518 byte packets in packet generation mode<br>1b = Transmit 64 byte packets in packet generation mode                                                                                                                                                                    |
| 12    | send_pkt            | RH/W1S | 0b    | Enables generating MAC packet with fix/incremental data w CRC (pkt_gen_en has to be set and cfg_pkt_gen_prbs has to be clear)<br>Cleared automatically when pkt_done is set                                                                                                             |
| 11    | RESERVED            | R      | 0b    | Reserved                                                                                                                                                                                                                                                                                |
| 10-8  | cfg_prbs_chk_sel    | R/W    | 101b  | 000 : Checker receives from RGMII TX<br>001 : Checker receives from SGMII TX<br>010 : Checker receives from RMII RX<br>011 : Checker receives from MII<br>101 : Checker receives from Cu RX<br>110 : Reserved<br>111 : Reserved                                                         |
| 7     | RESERVED            | R      | 0b    | Reserved                                                                                                                                                                                                                                                                                |
| 6-4   | cfg_prbs_gen_sel    | R/W    | 111b  | 000 : PRBS transmits to RGMII RX<br>001 : PRBS transmits to SGMII RX<br>010 : PRBS transmits to RMII RX<br>011 : PRBS transmits to MII RX<br>101 : PRBS transmits to Cu TX<br>110 : Reserved<br>111 : Reserved                                                                          |
| 3     | cfg_prbs_cnt_mode   | R/W    | 0b    | 0b = Single mode, When one of the PRBS counters reaches max value, PRBS checker stops counting.<br>1b = Continuous mode, when one of the PRBS counters reaches max value, pulse is generated and counter starts counting from zero again                                                |
| 2     | cfg_prbs_chk_enable | R/W    | 1b    | Enable PRBS checker                                                                                                                                                                                                                                                                     |
| 1     | cfg_pkt_gen_prbs    | R/W    | 0b    | If set: (1) When pkt_gen_en is set, PRBS packets are generated continuously (3) When pkt_gen_en is cleared, PRBS RX checker is still enabled If cleared: (1) When pkt_gen_en is set, non - PRBS packet is generated (3) When pkt_gen_en is cleared, PRBS RX checker is disabled as well |
| 0     | pkt_gen_en          | R/W    | 0b    | Enable/disable for prbs/packet generator<br>0b = Disable for prbs/packet generator<br>1b = Enable for prbs/packet generator                                                                                                                                                             |

### 8.6.2.71 PRBS\_CTRL\_2 Register (Address = 61Ah) [Reset = 05DCh]

PRBS\_CTRL\_2 is shown in 图 8-90 and described in 表 8-97.

Return to the 表 8-25.

图 8-90. PRBS\_CTRL\_2 Register

|                  |    |    |    |    |    |   |   |
|------------------|----|----|----|----|----|---|---|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| cfg_pkt_len_prbs |    |    |    |    |    |   |   |
| R/W-10111011100b |    |    |    |    |    |   |   |
| 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| cfg_pkt_len_prbs |    |    |    |    |    |   |   |
| R/W-10111011100b |    |    |    |    |    |   |   |

表 8-97. PRBS\_CTRL\_2 Register Field Descriptions

| Bit  | Field            | Type | Reset        | Description                                             |
|------|------------------|------|--------------|---------------------------------------------------------|
| 15-0 | cfg_pkt_len_prbs | R/W  | 10111011100b | Length (in bytes) of PRBS packets and MAC packets w CRC |

### 8.6.2.72 PRBS\_CTRL\_3 Register (Address = 61Bh) [Reset = 007Dh]

PRBS\_CTRL\_3 is shown in 图 8-91 and described in 表 8-98.

Return to the 表 8-25.

图 8-91. PRBS\_CTRL\_3 Register

|              |    |    |    |    |    |   |   |
|--------------|----|----|----|----|----|---|---|
| 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED     |    |    |    |    |    |   |   |
| R-0b         |    |    |    |    |    |   |   |
| 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| cfg_ipg_len  |    |    |    |    |    |   |   |
| R/W-1111101b |    |    |    |    |    |   |   |

表 8-98. PRBS\_CTRL\_3 Register Field Descriptions

| Bit  | Field       | Type | Reset    | Description                                 |
|------|-------------|------|----------|---------------------------------------------|
| 15-8 | RESERVED    | R    | 0b       | Reserved                                    |
| 7-0  | cfg_ipg_len | R/W  | 1111101b | Inter-packet gap (in bytes) between packets |

### 8.6.2.73 PRBS\_STATUS\_2 Register (Address = 61Ch) [Reset = 0000h]

PRBS\_STATUS\_2 is shown in 图 8-92 and described in 表 8-99.

Return to the 表 8-25.

图 8-92. PRBS\_STATUS\_2 Register

|               |    |    |    |    |    |   |   |
|---------------|----|----|----|----|----|---|---|
| 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| prbs_byte_cnt |    |    |    |    |    |   |   |
| R-0b          |    |    |    |    |    |   |   |
| 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| prbs_byte_cnt |    |    |    |    |    |   |   |
| R-0b          |    |    |    |    |    |   |   |

表 8-99. PRBS\_STATUS\_2 Register Field Descriptions

| Bit  | Field         | Type | Reset | Description                                                                                                                                                                                                     |
|------|---------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0 | prbs_byte_cnt | R    | 0b    | Holds number of total bytes that received by the PRBS checker. Value in this register is locked when write is done to register 0x001B bit[0] or bit[1]. When PRBS Count Mode set to zero, count stops on 0xFFFF |

### 8.6.2.74 PRBS\_STATUS\_3 Register (Address = 61Dh) [Reset = 0000h]

PRBS\_STATUS\_3 is shown in 图 8-93 and described in 表 8-100.

Return to the 表 8-25.

图 8-93. PRBS\_STATUS\_3 Register

|                   |    |    |    |    |    |   |   |
|-------------------|----|----|----|----|----|---|---|
| 15                | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| prbs_pkt_cnt_15_0 |    |    |    |    |    |   |   |
| R-0b              |    |    |    |    |    |   |   |
| 7                 | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| prbs_pkt_cnt_15_0 |    |    |    |    |    |   |   |
| R-0b              |    |    |    |    |    |   |   |

表 8-100. PRBS\_STATUS\_3 Register Field Descriptions

| Bit  | Field             | Type | Reset | Description                                                                                                                                                                                                                         |
|------|-------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0 | prbs_pkt_cnt_15_0 | R    | 0b    | Bits [15:0] of number of total packets received by the PRBS checker<br>Value in this register is locked when write is done to register 0x001B<br>bit[15] or bit[14]. When PRBS Count Mode set to zero, count stops<br>on 0xFFFFFFFF |

### 8.6.2.75 PRBS\_STATUS\_4 Register (Address = 61Eh) [Reset = 0000h]

PRBS\_STATUS\_4 is shown in 图 8-94 and described in 表 8-101.

Return to the 表 8-25.

图 8-94. PRBS\_STATUS\_4 Register

|                    |    |    |    |    |    |   |   |
|--------------------|----|----|----|----|----|---|---|
| 15                 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| prbs_pkt_cnt_31_16 |    |    |    |    |    |   |   |
| R-0b               |    |    |    |    |    |   |   |
| 7                  | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| prbs_pkt_cnt_31_16 |    |    |    |    |    |   |   |
| R-0b               |    |    |    |    |    |   |   |

表 8-101. PRBS\_STATUS\_4 Register Field Descriptions

| Bit  | Field              | Type | Reset | Description                                                                                                                                                                                                                 |
|------|--------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0 | prbs_pkt_cnt_31_16 | R    | 0b    | Bits [31:16] of number of total packets received by the PRBS checker Value in this register is locked when write is done to register 0x001B bit[15] or bit[14]. When PRBS Count Mode set to zero, count stops on 0xFFFFFFFF |

### 8.6.2.76 PRBS\_STATUS\_5 Register (Address = 620h) [Reset = 0000h]

PRBS\_STATUS\_5 is shown in 图 8-95 and described in 表 8-102.

Return to the 表 8-25.

图 8-95. PRBS\_STATUS\_5 Register

|              |    |    |          |              |             |              |           |
|--------------|----|----|----------|--------------|-------------|--------------|-----------|
| 15           | 14 | 13 | 12       | 11           | 10          | 9            | 8         |
| RESERVED     |    |    | pkt_done | pkt_gen_busy | prbs_pkt_ov | prbs_byte_ov | prbs_lock |
| R-0b         |    |    | R-0b     | R-0b         | R-0b        | R-0b         | R-0b      |
| 7            | 6  | 5  | 4        | 3            | 2           | 1            | 0         |
| prbs_err_cnt |    |    |          |              |             |              |           |
| R-0b         |    |    |          |              |             |              |           |

表 8-102. PRBS\_STATUS\_5 Register Field Descriptions

| Bit   | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                             |
|-------|--------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-13 | RESERVED     | R    | 0b    | Reserved                                                                                                                                                                                                                                                                                                                                |
| 12    | pkt_done     | R    | 0b    | Set when all MAC packets w CRC are transmitted                                                                                                                                                                                                                                                                                          |
| 11    | pkt_gen_busy | R    | 0b    | status of packet generator                                                                                                                                                                                                                                                                                                              |
| 10    | prbs_pkt_ov  | R    | 0b    | If set, packet counter reached overflow Overflow is cleared when PRBS counters are cleared - done by setting bit[15] of 0x001B                                                                                                                                                                                                          |
| 9     | prbs_byte_ov | R    | 0b    | If set, bytes counter reached overflow Overflow is cleared when PRBS counters are cleared - done by setting bit[15] of 0x001B                                                                                                                                                                                                           |
| 8     | prbs_lock    | R    | 0b    | prbs lock status                                                                                                                                                                                                                                                                                                                        |
| 7-0   | prbs_err_cnt | R    | 0b    | Holds number of errored bytes that received by the PRBS checker Value in this register is locked when write is done to bit[0] or bit[1] When PRBS Count Mode set to zero, count stops on 0xFF Notes: Writing bit 0 generates a lock signal for the PRBS counters. Writing bit 1 generates a lock and clear signal for the PRBS counters |

### 8.6.2.77 PRBS\_STATUS\_6 Register (Address = 622h) [Reset = 0000h]

PRBS\_STATUS\_6 is shown in 图 8-96 and described in 表 8-103.

Return to the 表 8-25.

图 8-96. PRBS\_STATUS\_6 Register

|                  |    |    |    |    |    |   |   |
|------------------|----|----|----|----|----|---|---|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pkt_err_cnt_15_0 |    |    |    |    |    |   |   |
| R-0b             |    |    |    |    |    |   |   |
| 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pkt_err_cnt_15_0 |    |    |    |    |    |   |   |
| R-0b             |    |    |    |    |    |   |   |

表 8-103. PRBS\_STATUS\_6 Register Field Descriptions

| Bit  | Field            | Type | Reset | Description                                                                                                                                                      |
|------|------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0 | pkt_err_cnt_15_0 | R    | 0b    | bits [15:0] of counter which records number of PRBS erroneous bytes received. This field gets cleared when bit[15] or bit[14] is written as 1 to register 0x001B |

### 8.6.2.78 PRBS\_STATUS\_7 Register (Address = 623h) [Reset = 0000h]

PRBS\_STATUS\_7 is shown in 图 8-97 and described in 表 8-104.

Return to the 表 8-25.

图 8-97. PRBS\_STATUS\_7 Register

|                   |    |    |    |    |    |   |   |
|-------------------|----|----|----|----|----|---|---|
| 15                | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pkt_err_cnt_31_16 |    |    |    |    |    |   |   |
| R-0b              |    |    |    |    |    |   |   |
| 7                 | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pkt_err_cnt_31_16 |    |    |    |    |    |   |   |
| R-0b              |    |    |    |    |    |   |   |

表 8-104. PRBS\_STATUS\_7 Register Field Descriptions

| Bit  | Field             | Type | Reset | Description                                                                                                                                                       |
|------|-------------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0 | pkt_err_cnt_31_16 | R    | 0b    | bits [31:16] of counter which records number of PRBS erroneous bytes received. This field gets cleared when bit[15] or bit[14] is written as 1 to register 0x001B |

### 8.6.2.79 PRBS\_CTRL\_4 Register (Address = 624h) [Reset = 5511h]

PRBS\_CTRL\_4 is shown in 图 8-98 and described in 表 8-105.

Return to the 表 8-25.

图 8-98. PRBS\_CTRL\_4 Register

|              |    |                       |    |    |             |   |   |
|--------------|----|-----------------------|----|----|-------------|---|---|
| 15           | 14 | 13                    | 12 | 11 | 10          | 9 | 8 |
| cfg_pkt_data |    |                       |    |    |             |   |   |
| R/W-1010101b |    |                       |    |    |             |   |   |
| 7            | 6  | 5                     | 4  | 3  | 2           | 1 | 0 |
| cfg_pkt_mode |    | cfg_pattern_vld_bytes |    |    | cfg_pkt_cnt |   |   |
| R/W-0b       |    | R/W-10b               |    |    | R/W-1b      |   |   |

表 8-105. PRBS\_CTRL\_4 Register Field Descriptions

| Bit  | Field                 | Type | Reset    | Description                                                                                                                                                                                                                                                       |
|------|-----------------------|------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-8 | cfg_pkt_data          | R/W  | 1010101b | Fixed data to be sent in Fix data mode                                                                                                                                                                                                                            |
| 7-6  | cfg_pkt_mode          | R/W  | 0b       | Selects the type of data sent<br>0b = Incremental Data<br>1b = Fixed Data<br>10b = PRBS Data (Random Data)<br>11b = PRBS Data (Random Data)                                                                                                                       |
| 5-3  | cfg_pattern_vld_bytes | R/W  | 10b      | Number of bytes of valid pattern in packet (Max - 6)                                                                                                                                                                                                              |
| 2-0  | cfg_pkt_cnt           | R/W  | 1b       | Configures the number of MAC packets to be transmitted by packet generator<br>0b = 1 packet<br>1b = 10 packets<br>10b = 100 packets<br>11b = 1000 packets<br>100b = 10000 packets<br>101b = 100000 packets<br>110b = 1000000 packets<br>111b = Continuous packets |

### 8.6.2.80 PATTERN\_CTRL\_1 Register (Address = 625h) [Reset = 0000h]

PATTERN\_CTRL\_1 is shown in 图 8-99 and described in 表 8-106.

Return to the 表 8-25.

图 8-99. PATTERN\_CTRL\_1 Register

|              |    |    |    |    |    |   |   |
|--------------|----|----|----|----|----|---|---|
| 15           | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pattern_15_0 |    |    |    |    |    |   |   |
| R/W-0b       |    |    |    |    |    |   |   |
| 7            | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pattern_15_0 |    |    |    |    |    |   |   |
| R/W-0b       |    |    |    |    |    |   |   |

表 8-106. PATTERN\_CTRL\_1 Register Field Descriptions

| Bit  | Field        | Type | Reset | Description          |
|------|--------------|------|-------|----------------------|
| 15-0 | pattern_15_0 | R/W  | 0b    | Bits 15:0 of pattern |

### 8.6.2.81 PATTERN\_CTRL\_2 Register (Address = 626h) [Reset = 0000h]

PATTERN\_CTRL\_2 is shown in 图 8-100 and described in 表 8-107.

Return to the 表 8-25.

图 8-100. PATTERN\_CTRL\_2 Register

|               |    |    |    |    |    |   |   |
|---------------|----|----|----|----|----|---|---|
| 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pattern_31_16 |    |    |    |    |    |   |   |
| R/W-0b        |    |    |    |    |    |   |   |
| 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pattern_31_16 |    |    |    |    |    |   |   |
| R/W-0b        |    |    |    |    |    |   |   |

表 8-107. PATTERN\_CTRL\_2 Register Field Descriptions

| Bit  | Field         | Type | Reset | Description           |
|------|---------------|------|-------|-----------------------|
| 15-0 | pattern_31_16 | R/W  | 0b    | Bits 31:16 of pattern |

### 8.6.2.82 PATTERN\_CTRL\_3 Register (Address = 627h) [Reset = 0000h]

PATTERN\_CTRL\_3 is shown in 图 8-101 and described in 表 8-108.

Return to the 表 8-25.

图 8-101. PATTERN\_CTRL\_3 Register

|               |    |    |    |    |    |   |   |
|---------------|----|----|----|----|----|---|---|
| 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pattern_47_32 |    |    |    |    |    |   |   |
| R/W-0b        |    |    |    |    |    |   |   |
| 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pattern_47_32 |    |    |    |    |    |   |   |
| R/W-0b        |    |    |    |    |    |   |   |

表 8-108. PATTERN\_CTRL\_3 Register Field Descriptions

| Bit  | Field         | Type | Reset | Description           |
|------|---------------|------|-------|-----------------------|
| 15-0 | pattern_47_32 | R/W  | 0b    | Bits 47:32 of pattern |

### 8.6.2.83 PMATCH\_CTRL\_1 Register (Address = 628h) [Reset = 0000h]

PMATCH\_CTRL\_1 is shown in 图 8-102 and described in 表 8-109.

Return to the 表 8-25.

图 8-102. PMATCH\_CTRL\_1 Register

|                  |    |    |    |    |    |   |   |
|------------------|----|----|----|----|----|---|---|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pmatch_data_15_0 |    |    |    |    |    |   |   |
| R/W-0b           |    |    |    |    |    |   |   |
| 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pmatch_data_15_0 |    |    |    |    |    |   |   |
| R/W-0b           |    |    |    |    |    |   |   |

表 8-109. PMATCH\_CTRL\_1 Register Field Descriptions

| Bit  | Field            | Type | Reset | Description                                                               |
|------|------------------|------|-------|---------------------------------------------------------------------------|
| 15-0 | pmatch_data_15_0 | R/W  | 0b    | Bits 15:0 of Perfect Match Data - used for DA (destination address) match |

### 8.6.2.84 PMATCH\_CTRL\_2 Register (Address = 629h) [Reset = 0000h]

PMATCH\_CTRL\_2 is shown in 图 8-103 and described in 表 8-110.

Return to the 表 8-25.

图 8-103. PMATCH\_CTRL\_2 Register

|                   |    |    |    |    |    |   |   |
|-------------------|----|----|----|----|----|---|---|
| 15                | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pmatch_data_31_16 |    |    |    |    |    |   |   |
| R/W-0b            |    |    |    |    |    |   |   |
| 7                 | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pmatch_data_31_16 |    |    |    |    |    |   |   |
| R/W-0b            |    |    |    |    |    |   |   |

表 8-110. PMATCH\_CTRL\_2 Register Field Descriptions

| Bit  | Field             | Type | Reset | Description                                                                |
|------|-------------------|------|-------|----------------------------------------------------------------------------|
| 15-0 | pmatch_data_31_16 | R/W  | 0b    | Bits 31:16 of Perfect Match Data - used for DA (destination address) match |

### 8.6.2.85 PMATCH\_CTRL\_3 Register (Address = 62Ah) [Reset = 0000h]

PMATCH\_CTRL\_3 is shown in 图 8-104 and described in 表 8-111.

Return to the 表 8-25.

图 8-104. PMATCH\_CTRL\_3 Register

|                   |    |    |    |    |    |   |   |
|-------------------|----|----|----|----|----|---|---|
| 15                | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| pmatch_data_47_32 |    |    |    |    |    |   |   |
| R/W-0b            |    |    |    |    |    |   |   |
| 7                 | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| pmatch_data_47_32 |    |    |    |    |    |   |   |
| R/W-0b            |    |    |    |    |    |   |   |

表 8-111. PMATCH\_CTRL\_3 Register Field Descriptions

| Bit  | Field             | Type | Reset | Description                                                                |
|------|-------------------|------|-------|----------------------------------------------------------------------------|
| 15-0 | pmatch_data_47_32 | R/W  | 0b    | Bits 47:32 of Perfect Match Data - used for DA (destination address) match |

### 8.6.2.86 TX\_PKT\_CNT\_1 Register (Address = 639h) [Reset = 0000h]

TX\_PKT\_CNT\_1 is shown in 图 8-105 and described in 表 8-112.

Return to the 表 8-25.

图 8-105. TX\_PKT\_CNT\_1 Register

|                 |    |    |    |    |    |   |   |
|-----------------|----|----|----|----|----|---|---|
| 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| tx_pkt_cnt_15_0 |    |    |    |    |    |   |   |
| 0b              |    |    |    |    |    |   |   |
| 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| tx_pkt_cnt_15_0 |    |    |    |    |    |   |   |
| 0b              |    |    |    |    |    |   |   |

表 8-112. TX\_PKT\_CNT\_1 Register Field Descriptions

| Bit  | Field           | Type | Reset | Description                                                                                                 |
|------|-----------------|------|-------|-------------------------------------------------------------------------------------------------------------|
| 15-0 | tx_pkt_cnt_15_0 |      | 0b    | Lower 16 bits of Tx packet counter Note : Register is cleared when 0x60F, 0x610, 0x611 are read in sequence |

### 8.6.2.87 TX\_PKT\_CNT\_2 Register (Address = 63Ah) [Reset = 0000h]

TX\_PKT\_CNT\_2 is shown in 图 8-106 and described in 表 8-113.

Return to the 表 8-25.

图 8-106. TX\_PKT\_CNT\_2 Register

|                  |    |    |    |    |    |   |   |
|------------------|----|----|----|----|----|---|---|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| tx_pkt_cnt_31_16 |    |    |    |    |    |   |   |
| 0b               |    |    |    |    |    |   |   |
| 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| tx_pkt_cnt_31_16 |    |    |    |    |    |   |   |
| 0b               |    |    |    |    |    |   |   |

表 8-113. TX\_PKT\_CNT\_2 Register Field Descriptions

| Bit  | Field            | Type | Reset | Description                                                                                                 |
|------|------------------|------|-------|-------------------------------------------------------------------------------------------------------------|
| 15-0 | tx_pkt_cnt_31_16 |      | 0b    | Upper 16 bits of Tx packet counter Note : Register is cleared when 0x60F, 0x610, 0x611 are read in sequence |

### 8.6.2.88 TX\_PKT\_CNT\_3 Register (Address = 63Bh) [Reset = 0000h]

TX\_PKT\_CNT\_3 is shown in 图 8-107 and described in 表 8-114.

Return to the 表 8-25.

图 8-107. TX\_PKT\_CNT\_3 Register

|                |    |    |    |    |    |   |   |
|----------------|----|----|----|----|----|---|---|
| 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| tx_err_pkt_cnt |    |    |    |    |    |   |   |
| 0b             |    |    |    |    |    |   |   |
| 7              | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| tx_err_pkt_cnt |    |    |    |    |    |   |   |
| 0b             |    |    |    |    |    |   |   |

表 8-114. TX\_PKT\_CNT\_3 Register Field Descriptions

| Bit  | Field          | Type | Reset | Description                                                                                                    |
|------|----------------|------|-------|----------------------------------------------------------------------------------------------------------------|
| 15-0 | tx_err_pkt_cnt |      | 0b    | Tx packet w error (CRC error) counter Note : Register is cleared when 0x60F, 0x610, 0x611 are read in sequence |

### 8.6.2.89 RX\_PKT\_CNT\_1 Register (Address = 63Ch) [Reset = 0000h]

RX\_PKT\_CNT\_1 is shown in 图 8-108 and described in 表 8-115.

Return to the 表 8-25.

图 8-108. RX\_PKT\_CNT\_1 Register

|                 |    |    |    |    |    |   |   |
|-----------------|----|----|----|----|----|---|---|
| 15              | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| rx_pkt_cnt_15_0 |    |    |    |    |    |   |   |
| 0b              |    |    |    |    |    |   |   |
| 7               | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| rx_pkt_cnt_15_0 |    |    |    |    |    |   |   |
| 0b              |    |    |    |    |    |   |   |

表 8-115. RX\_PKT\_CNT\_1 Register Field Descriptions

| Bit  | Field           | Type | Reset | Description                                                                                                 |
|------|-----------------|------|-------|-------------------------------------------------------------------------------------------------------------|
| 15-0 | rx_pkt_cnt_15_0 |      | 0b    | Lower 16 bits of Rx packet counter Note : Register is cleared when 0x612, 0x613, 0x614 are read in sequence |

### 8.6.2.90 RX\_PKT\_CNT\_2 Register (Address = 63Dh) [Reset = 0000h]

RX\_PKT\_CNT\_2 is shown in 图 8-109 and described in 表 8-116.

Return to the 表 8-25.

图 8-109. RX\_PKT\_CNT\_2 Register

|                  |    |    |    |    |    |   |   |
|------------------|----|----|----|----|----|---|---|
| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| rx_pkt_cnt_31_16 |    |    |    |    |    |   |   |
| 0b               |    |    |    |    |    |   |   |
| 7                | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| rx_pkt_cnt_31_16 |    |    |    |    |    |   |   |
| 0b               |    |    |    |    |    |   |   |

表 8-116. RX\_PKT\_CNT\_2 Register Field Descriptions

| Bit  | Field            | Type | Reset | Description                                                                                                 |
|------|------------------|------|-------|-------------------------------------------------------------------------------------------------------------|
| 15-0 | rx_pkt_cnt_31_16 |      | 0b    | Upper 16 bits of Rx packet counter Note : Register is cleared when 0x612, 0x613, 0x614 are read in sequence |

### 8.6.2.91 RX\_PKT\_CNT\_3 Register (Address = 63Eh) [Reset = 0000h]

RX\_PKT\_CNT\_3 is shown in 图 8-110 and described in 表 8-117.

Return to the 表 8-25.

图 8-110. RX\_PKT\_CNT\_3 Register

|                |    |    |    |    |    |   |   |
|----------------|----|----|----|----|----|---|---|
| 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| rx_err_pkt_cnt |    |    |    |    |    |   |   |
| 0b             |    |    |    |    |    |   |   |
| 7              | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| rx_err_pkt_cnt |    |    |    |    |    |   |   |
| 0b             |    |    |    |    |    |   |   |

表 8-117. RX\_PKT\_CNT\_3 Register Field Descriptions

| Bit  | Field          | Type | Reset | Description                                                                                                    |
|------|----------------|------|-------|----------------------------------------------------------------------------------------------------------------|
| 15-0 | rx_err_pkt_cnt |      | 0b    | Rx packet w error (CRC error) counter Note : Register is cleared when 0x612, 0x613, 0x614 are read in sequence |

### 8.6.2.92 RMII\_CTRL\_1 Register (Address = 648h) [Reset = 0120h]

RMII\_CTRL\_1 is shown in 图 8-111 and described in 表 8-118.

Return to the 表 8-25.

图 8-111. RMII\_CTRL\_1 Register

| 15                    | 14            | 13                       | 12        | 11       | 10                          | 9                     | 8            |
|-----------------------|---------------|--------------------------|-----------|----------|-----------------------------|-----------------------|--------------|
| RESERVED              |               |                          |           |          | cfg_rmii_dis_delayed_txd_en | cfg_rmii_half_full_th |              |
| R-0b                  |               |                          |           |          | R/W-0b                      | R/W-10b               |              |
| 7                     | 6             | 5                        | 4         | 3        | 2                           | 1                     | 0            |
| cfg_rmii_half_full_th | cfg_rmii_mode | cfg_rmii_bypass_afifo_en | cfg_xi_50 | RESERVED | RESERVED                    | cfg_rmii_rev1_0       | cfg_rmii_enh |
| R/W-10b               | R/W-0b        | R/W-1b                   | R/W-0b    | R/W-0b   | R/W-0b                      | R/W-0b                | R/W-0b       |

表 8-118. RMII\_CTRL\_1 Register Field Descriptions

| Bit   | Field                       | Type | Reset | Description                                                                                                                                            |
|-------|-----------------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-11 | RESERVED                    | R    | 0b    | Reserved                                                                                                                                               |
| 10    | cfg_rmii_dis_delayed_txd_en | R/W  | 0b    | If set, disables delay of TXD in RMII mode                                                                                                             |
| 9-7   | cfg_rmii_half_full_th       | R/W  | 10b   | FIFO Half Full Threshold in nibbles for the RMII Rx FIFO                                                                                               |
| 6     | cfg_rmii_mode               | R/W  | 0b    | 1 = RMII enabled 0 = RMII disabled if({RX_D2_strap, RX_D1_strap} == 2'b01) reset_val = 1 else reset_val = 0<br>0b = RMII disabled<br>1b = RMII enabled |
| 5     | cfg_rmii_bypass_afifo_en    | R/W  | 1b    | 1 = RMII async fifo bypass enable 0 = RMII async fifo not bypassed<br>0b = RMII async fifo not bypassed<br>1b = RMII async fifo bypass enable          |
| 4     | cfg_xi_50                   | R/W  | 0b    | XI sel for RMII mode if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b010) reset_val = 1 else reset_val = 0                                            |
| 3     | RESERVED                    | R/W  | 0b    | Reserved                                                                                                                                               |
| 2     | RESERVED                    | R/W  | 0b    | Reserved                                                                                                                                               |
| 1     | cfg_rmii_rev1_0             | R/W  | 0b    | RMII Rev1.0 enable bit                                                                                                                                 |
| 0     | cfg_rmii_enh                | R/W  | 0b    | RMII enhanced mode enable bit                                                                                                                          |

### 8.6.2.93 RMII\_STATUS\_1 Register (Address = 649h) [Reset = 0000h]

RMII\_STATUS\_1 is shown in 图 8-112 and described in 表 8-119.

Return to the 表 8-25.

图 8-112. RMII\_STATUS\_1 Register

|          |    |    |    |    |    |                 |                 |
|----------|----|----|----|----|----|-----------------|-----------------|
| 15       | 14 | 13 | 12 | 11 | 10 | 9               | 8               |
| RESERVED |    |    |    |    |    |                 |                 |
| R-0b     |    |    |    |    |    |                 |                 |
| 7        | 6  | 5  | 4  | 3  | 2  | 1               | 0               |
| RESERVED |    |    |    |    |    | rmii_af_unf_err | rmii_af_ovf_err |
| R-0b     |    |    |    |    |    | R-0b            | R-0b            |

表 8-119. RMII\_STATUS\_1 Register Field Descriptions

| Bit  | Field           | Type | Reset | Description                                       |
|------|-----------------|------|-------|---------------------------------------------------|
| 15-2 | RESERVED        | R    | 0b    | Reserved                                          |
| 1    | rmii_af_unf_err | R    | 0b    | Clear on read bit RMII fifo undeflow error status |
| 0    | rmii_af_ovf_err | R    | 0b    | Clear on Read bit RMII fifo overflow status       |

### 8.6.2.94 RMII\_OVERRIDE\_CTRL Register (Address = 64Ah) [Reset = 0010h]

RMII\_OVERRIDE\_CTRL is shown in 图 8-113 and described in 表 8-120.

Return to the 表 8-25.

图 8-113. RMII\_OVERRIDE\_CTRL Register

|          |          |          |          |          |                  |               |          |
|----------|----------|----------|----------|----------|------------------|---------------|----------|
| 15       | 14       | 13       | 12       | 11       | 10               | 9             | 8        |
| RESERVED |          |          |          |          | cfg_clk50_tx_dll | cfg_clk50_dll | RESERVED |
| R-0b     |          |          |          |          | R/W-0b           | R/W-0b        | R/W-0b   |
| 7        | 6        | 5        | 4        | 3        | 2                | 1             | 0        |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED         | RESERVED      | RESERVED |
| R/W-0b   | R/W-0b   | R/W-0b   | R/W-1b   | R/W-0b   | R/W-0b           | R/W-0b        | R/W-0b   |

表 8-120. RMII\_OVERRIDE\_CTRL Register Field Descriptions

| Bit   | Field            | Type | Reset | Description                                                                                                                                                                                                                     |
|-------|------------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-11 | RESERVED         | R    | 0b    | Reserved                                                                                                                                                                                                                        |
| 10    | cfg_clk50_tx_dll | R/W  | 0b    | 1 = use 50M DLL clock in RMII master for TX 0 = legacy mode<br>if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b011) reset_val = 1 else reset_val = 0<br>0b = legacy mode<br>1b = use 50M DLL clock in RMII master for TX       |
| 9     | cfg_clk50_dll    | R/W  | 0b    | 1 = use 50M DLL clock in RMII slave for RX 0 = use legacy mode<br>if({RX_D2_strap, RX_D1_strap, RX_D0_strap} == 3'b010) reset_val = 1 else reset_val = 0<br>0b = use legacy mode<br>1b = use 50M DLL clock in RMII slave for RX |
| 8     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |
| 7     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |
| 6     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |
| 5     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |
| 4     | RESERVED         | R/W  | 1b    | Reserved                                                                                                                                                                                                                        |
| 3     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |
| 2     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |
| 1     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |
| 0     | RESERVED         | R/W  | 0b    | Reserved                                                                                                                                                                                                                        |

### 8.6.2.95 dsp\_reg\_71 Register (Address = 871h) [Reset = 0000h]

dsp\_reg\_71 is shown in 图 8-114 and described in 表 8-121.

Return to the 表 8-25.

图 8-114. dsp\_reg\_71 Register

|               |    |    |          |         |    |   |          |
|---------------|----|----|----------|---------|----|---|----------|
| 15            | 14 | 13 | 12       | 11      | 10 | 9 | 8        |
| RESERVED      |    |    |          |         |    |   |          |
| R-0b          |    |    |          |         |    |   |          |
| 7             | 6  | 5  | 4        | 3       | 2  | 1 | 0        |
| worst_sqi_out |    |    | RESERVED | sqi_out |    |   | RESERVED |
| 0b            |    |    | R-0b     | R-0b    |    |   | R-0b     |

表 8-121. dsp\_reg\_71 Register Field Descriptions

| Bit  | Field         | Type | Reset | Description                     |
|------|---------------|------|-------|---------------------------------|
| 15-8 | RESERVED      | R    | 0b    | Reserved                        |
| 7-5  | worst_sqi_out |      | 0b    | Worst SQI value since last read |
| 4    | RESERVED      | R    | 0b    | Reserved                        |
| 3-1  | sqi_out       | R    | 0b    | SQI value                       |
| 0    | RESERVED      | R    | 0b    | Reserved                        |

### 8.6.2.96 MMD1\_PMA\_CTRL\_1 Register (Address = 1000h) [Reset = 0000h]

MMD1\_PMA\_CTRL\_1 is shown in [图 8-115](#) and described in [表 8-122](#).

Return to the [表 8-25](#).

**图 8-115. MMD1\_PMA\_CTRL\_1 Register**

|           |          |    |    |    |    |   |              |
|-----------|----------|----|----|----|----|---|--------------|
| 15        | 14       | 13 | 12 | 11 | 10 | 9 | 8            |
| PMA_reset | RESERVED |    |    |    |    |   |              |
| R/W-0b    | R-0b     |    |    |    |    |   |              |
| 7         | 6        | 5  | 4  | 3  | 2  | 1 | 0            |
| RESERVED  |          |    |    |    |    |   | PMA_loopback |
| R-0b      |          |    |    |    |    |   | R/W-0b       |

**表 8-122. MMD1\_PMA\_CTRL\_1 Register Field Descriptions**

| Bit  | Field        | Type | Reset | Description                                                                                        |
|------|--------------|------|-------|----------------------------------------------------------------------------------------------------|
| 15   | PMA_reset    | R/W  | 0b    | 0 = PMA not reset 1= PMA reset<br>0b = PMA not reset<br>1b = PMA reset                             |
| 14-1 | RESERVED     | R    | 0b    | Reserved                                                                                           |
| 0    | PMA_loopback | R/W  | 0b    | 0 = PMA loopback not set 1= PMA loopback set<br>0b = PMA loopback not set<br>1b = PMA loopback set |

### 8.6.2.97 MMD1\_PMA\_STATUS\_1 Register (Address = 1001h) [Reset = 0000h]

MMD1\_PMA\_STATUS\_1 is shown in [图 8-116](#) and described in [表 8-123](#).

Return to the [表 8-25](#).

**图 8-116. MMD1\_PMA\_STATUS\_1 Register**

|          |    |    |    |    |             |          |   |
|----------|----|----|----|----|-------------|----------|---|
| 15       | 14 | 13 | 12 | 11 | 10          | 9        | 8 |
| RESERVED |    |    |    |    |             |          |   |
| R-0b     |    |    |    |    |             |          |   |
| 7        | 6  | 5  | 4  | 3  | 2           | 1        | 0 |
| RESERVED |    |    |    |    | link_status | RESERVED |   |
| R-0b     |    |    |    |    | R-0b        | R-0b     |   |

**表 8-123. MMD1\_PMA\_STATUS\_1 Register Field Descriptions**

| Bit  | Field       | Type | Reset | Description                                                                                       |
|------|-------------|------|-------|---------------------------------------------------------------------------------------------------|
| 15-3 | RESERVED    | R    | 0b    | Reserved                                                                                          |
| 2    | link_status | R    | 0b    | link status from link monitor state machine<br>0b = link status is down<br>1b = link status is up |
| 1-0  | RESERVED    | R    | 0b    | Reserved                                                                                          |

### 8.6.2.98 MMD1\_PMA\_STAUS\_2 Register (Address = 1007h) [Reset = 003Dh]

MMD1\_PMA\_STAUS\_2 is shown in 图 8-117 and described in 表 8-124.

Return to the 表 8-25.

图 8-117. MMD1\_PMA\_STAUS\_2 Register

|          |    |                        |    |    |    |   |   |
|----------|----|------------------------|----|----|----|---|---|
| 15       | 14 | 13                     | 12 | 11 | 10 | 9 | 8 |
| RESERVED |    |                        |    |    |    |   |   |
| R-0b     |    |                        |    |    |    |   |   |
| 7        | 6  | 5                      | 4  | 3  | 2  | 1 | 0 |
| RESERVED |    | PMA/PMD type selection |    |    |    |   |   |
| R-0b     |    | R-111101b              |    |    |    |   |   |

表 8-124. MMD1\_PMA\_STAUS\_2 Register Field Descriptions

| Bit  | Field                  | Type | Reset   | Description                                                                                                                                                                                                            |
|------|------------------------|------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-6 | RESERVED               | R    | 0b      | Reserved                                                                                                                                                                                                               |
| 5-0  | PMA/PMD type selection | R    | 111101b | PMA or PMD type selection field<br>11111xb = reserved for future use<br>111100b = reserved for future use<br>1110xxb = reserved for future use<br>110xxxb = reserved for future use<br>111101b = 100BASE-T1 PMA or PMD |

### 8.6.2.99 MMD1\_PMA\_EXT\_ABILITY\_1 Register (Address = 100Bh) [Reset = 0800h]

MMD1\_PMA\_EXT\_ABILITY\_1 is shown in 图 8-118 and described in 表 8-125.

Return to the 表 8-25.

图 8-118. MMD1\_PMA\_EXT\_ABILITY\_1 Register

|          |    |    |    |                                  |          |   |   |
|----------|----|----|----|----------------------------------|----------|---|---|
| 15       | 14 | 13 | 12 | 11                               | 10       | 9 | 8 |
| RESERVED |    |    |    | BASE-T1<br>extended<br>abilities | RESERVED |   |   |
| R-0b     |    |    |    | R-1b                             | R-0b     |   |   |
| 7        | 6  | 5  | 4  | 3                                | 2        | 1 | 0 |
| RESERVED |    |    |    |                                  |          |   |   |
| R-0b     |    |    |    |                                  |          |   |   |

表 8-125. MMD1\_PMA\_EXT\_ABILITY\_1 Register Field Descriptions

| Bit   | Field                      | Type | Reset | Description                                                                                                                                                                                                                                                            |
|-------|----------------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-12 | RESERVED                   | R    | 0b    | Reserved                                                                                                                                                                                                                                                               |
| 11    | BASE-T1 extended abilities | R    | 1b    | 1 = PMA/PMD has BASE-T1 extended abilities listed in register 18 in MMD1<br>0 = PMA/PMD does not have BASE-T1 extended abilities<br>0b = PMA/PMD does not have BASE-T1 extended abilities<br>1b = PMA/PMD has BASE-T1 extended abilities listed in register 18 in MMD1 |
| 10-0  | RESERVED                   | R    | 0b    | Reserved                                                                                                                                                                                                                                                               |

### 8.6.2.100 MMD1\_PMA\_EXT\_ABILITY\_2 Register (Address = 1012h) [Reset = 0001h]

MMD1\_PMA\_EXT\_ABILITY\_2 is shown in 图 8-119 and described in 表 8-126.

Return to the 表 8-25.

图 8-119. MMD1\_PMA\_EXT\_ABILITY\_2 Register

|          |    |    |    |    |    |   |                       |
|----------|----|----|----|----|----|---|-----------------------|
| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8                     |
| RESERVED |    |    |    |    |    |   |                       |
| R-0b     |    |    |    |    |    |   |                       |
| 7        | 6  | 5  | 4  | 3  | 2  | 1 | 0                     |
| RESERVED |    |    |    |    |    |   | 100BASE-T1<br>ability |
| R-0b     |    |    |    |    |    |   | R-1b                  |

表 8-126. MMD1\_PMA\_EXT\_ABILITY\_2 Register Field Descriptions

| Bit  | Field              | Type | Reset | Description                                                                                                                                                                                |
|------|--------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-1 | RESERVED           | R    | 0b    | Reserved                                                                                                                                                                                   |
| 0    | 100BASE-T1 ability | R    | 1b    | 1 = PMA/PMD is able to perform 100BASE-T1<br>0 = PMA/PMD is not able to perform 100BASE-T1<br>0b = PMA/PMD is not able to perform 100BASE-T1<br>1b = PMA/PMD is able to perform 100BASE-T1 |

### 8.6.2.101 MMD1\_PMA\_CTRL\_2 Register (Address = 1834h) [Reset = 8000h]

MMD1\_PMA\_CTRL\_2 is shown in 图 8-120 and described in 表 8-127.

Return to the 表 8-25.

图 8-120. MMD1\_PMA\_CTRL\_2 Register

|                         |            |          |    |                |    |   |   |
|-------------------------|------------|----------|----|----------------|----|---|---|
| 15                      | 14         | 13       | 12 | 11             | 10 | 9 | 8 |
| master_slave_man_cfg_en | brk_ms_cfg | RESERVED |    |                |    |   |   |
| R-1b                    | R/W-0b     | R-0b     |    |                |    |   |   |
| 7                       | 6          | 5        | 4  | 3              | 2  | 1 | 0 |
| RESERVED                |            |          |    | type selection |    |   |   |
| R-0b                    |            |          |    | R-0b           |    |   |   |

表 8-127. MMD1\_PMA\_CTRL\_2 Register Field Descriptions

| Bit  | Field                   | Type | Reset | Description                                                                                                                                                                                    |
|------|-------------------------|------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | master_slave_man_cfg_en | R    | 1b    | Value always 1                                                                                                                                                                                 |
| 14   | brk_ms_cfg              | R/W  | 0b    | 1 = Configure PHY as MASTER<br>0 = Configure PHY as SLAVE<br>pkg_36: reset_val = LED_0_strap<br>pkg_28: reset_val = RX_D3_strap<br>0b = Configure PHY as SLAVE<br>1b = Configure PHY as MASTER |
| 13-4 | RESERVED                | R    | 0b    | Reserved                                                                                                                                                                                       |
| 3-0  | type selection          | R    | 0b    | type selection field 1xxxb = Reserved for future use<br>01xxb = Reserved for future use<br>001xb = Reserved for future use<br>0001b = Reserved for future use<br>0b = 100BASE-T1               |

### 8.6.2.102 MMD1\_PMA\_TEST\_MODE\_CTRL Register (Address = 1836h) [Reset = 0000h]

MMD1\_PMA\_TEST\_MODE\_CTRL is shown in 图 8-121 and described in 表 8-128.

Return to the 表 8-25.

图 8-121. MMD1\_PMA\_TEST\_MODE\_CTRL Register

|               |    |    |          |        |    |   |   |
|---------------|----|----|----------|--------|----|---|---|
| 15            | 14 | 13 | 12       | 11     | 10 | 9 | 8 |
| brk_test_mode |    |    | RESERVED |        |    |   |   |
| R/W-0b        |    |    |          | R/W-0b |    |   |   |
| 7             | 6  | 5  | 4        | 3      | 2  | 1 | 0 |
| RESERVED      |    |    |          |        |    |   |   |
| R/W-0b        |    |    |          |        |    |   |   |

表 8-128. MMD1\_PMA\_TEST\_MODE\_CTRL Register Field Descriptions

| Bit   | Field         | Type | Reset | Description                                                                                                                                                                                                   |
|-------|---------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-13 | brk_test_mode | R/W  | 0b    | 100BASE-T1 test mode control<br>000b = Normal mode operation<br>001b = Test mode 1<br>010b = Test mode 2<br>011b = Reserved<br>100b = Test mode 4<br>101b = Test mode 5<br>110b = Reserved<br>111b = Reserved |
| 12-0  | RESERVED      | R/W  | 0b    | Reserved                                                                                                                                                                                                      |

### 8.6.2.103 MMD3\_PCS\_CTRL\_1 Register (Address = 3000h) [Reset = 0000h]

MMD3\_PCS\_CTRL\_1 is shown in 图 8-122 and described in 表 8-129.

Return to the 表 8-25.

图 8-122. MMD3\_PCS\_CTRL\_1 Register

|           |              |          |    |    |                    |          |   |
|-----------|--------------|----------|----|----|--------------------|----------|---|
| 15        | 14           | 13       | 12 | 11 | 10                 | 9        | 8 |
| PCS_Reset | PCS_loopback | RESERVED |    |    | rx_clock_stoppable | RESERVED |   |
| R/W-0b    | R/W-0b       | R-0b     |    |    | R/W-0b             | R-0b     |   |
| 7         | 6            | 5        | 4  | 3  | 2                  | 1        | 0 |
| RESERVED  |              |          |    |    |                    |          |   |
| R-0b      |              |          |    |    |                    |          |   |

表 8-129. MMD3\_PCS\_CTRL\_1 Register Field Descriptions

| Bit   | Field              | Type | Reset | Description                                                                                                                                                                                            |
|-------|--------------------|------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15    | PCS_Reset          | R/W  | 0b    | Reset bit, Self Clear. When write to this bit 1: 1. reset the registers (not vendor specific) at MMD3/MMD7. 2. Reset brk_top Please notice: This register is WSC (write-self-clear) and not read-only! |
| 14    | PCS_loopback       | R/W  | 0b    | This bit is cleared by PCS_Reset                                                                                                                                                                       |
| 13-11 | RESERVED           | R    | 0b    | Reserved                                                                                                                                                                                               |
| 10    | rx_clock_stoppable | R/W  | 0b    | RW, reset value = 1. 1= PHY may stop receive clock during LPI 0= Clock not stoppable Note: this flop implemented at glue logic                                                                         |
| 9-0   | RESERVED           | R    | 0b    | Reserved                                                                                                                                                                                               |

### 8.6.2.104 MMD3\_PCS\_Status\_1 Register (Address = 3001h) [Reset = 0000h]

MMD3\_PCS\_Status\_1 is shown in 图 8-123 and described in 表 8-130.

Return to the 表 8-25.

图 8-123. MMD3\_PCS\_Status\_1 Register

|          |                        |          |    |                     |                     |                       |                       |
|----------|------------------------|----------|----|---------------------|---------------------|-----------------------|-----------------------|
| 15       | 14                     | 13       | 12 | 11                  | 10                  | 9                     | 8                     |
| RESERVED |                        |          |    | TX_LPI_receive<br>d | RX_LPI_receive<br>d | Tx_LPI_indicati<br>on | Rx_LPI_indicati<br>on |
| R-0b     |                        |          |    | R-0b                | R-0b                | R-0b                  | R-0b                  |
| 7        | 6                      | 5        | 4  | 3                   | 2                   | 1                     | 0                     |
| RESERVED | tx_clock_stoppa<br>ble | RESERVED |    |                     |                     |                       |                       |
| R-0b     | R-0b                   | R-0b     |    |                     |                     |                       |                       |

表 8-130. MMD3\_PCS\_Status\_1 Register Field Descriptions

| Bit   | Field              | Type | Reset | Description                                                                                                                                                     |
|-------|--------------------|------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-12 | RESERVED           | R    | 0b    | Reserved                                                                                                                                                        |
| 11    | TX_LPI_received    | R    | 0b    | RO/LH<br>0b = LPI not received<br>1b = Tx PCS hs received LPI                                                                                                   |
| 10    | RX_LPI_received    | R    | 0b    | RO/LH<br>0b = LPI not received<br>1b = Rx PCS hs received LPI                                                                                                   |
| 9     | Tx_LPI_indication  | R    | 0b    | 1= TX PCS is currently receiving LPI 0= PCS is not currently receiving LPI<br>0b = PCS is not currently receiving LPI<br>1b = TX PCS is currently receiving LPI |
| 8     | Rx_LPI_indication  | R    | 0b    | 1= RX PCS is currently receiving LPI 0= PCS is not currently receiving LPI<br>0b = PCS is not currently receiving LPI<br>1b = RX PCS is currently receiving LPI |
| 7     | RESERVED           | R    | 0b    | Reserved                                                                                                                                                        |
| 6     | tx_clock_stoppable | R    | 0b    | 1= the MAC may stop the clock during LPI 0= Clock not stoppable<br>0b = Clock not stoppable<br>1b = the MAC may stop the clock during LPI                       |
| 5-0   | RESERVED           | R    | 0b    | Reserved                                                                                                                                                        |

## 9 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

The DP83TC813 is a single-port 100-Mbps Automotive Ethernet PHY. It supports IEEE 802.3bw and allows for connections to an Ethernet MAC through MII, RMII, RGMII, or SGMII. When using the device for Ethernet applications, it is necessary to meet certain requirements for normal operation. The following subsections are intended to assist in appropriate component selection and required connections.

### 备注

Refer to SNLA389 Application Note for more information about the register settings used for compliance testing. It is necessary to use these register settings to achieve the same performance as observed during compliance testing.

### 9.2 Typical Applications

图 9-1 through show some the typical applications for the DP83TC813x-Q1.







图 9-1. Typical Application (MII)



**图 9-2. Typical Application (RMII Slave)**



**图 9-3. Typical Application (RMII Master)**



**图 9-4. Typical Application (RGMII)**




图 9-5. Typical Application (SGMII)

## 9.2.1 Design Requirements

For these typical applications, use the following as design parameters from the table below. Refer to *Power Supply Recommendations* section for detailed connection diagram.

表 9-1. Design Parameters

| DESIGN PARAMETER                                             | EXAMPLE VALUE                            |
|--------------------------------------------------------------|------------------------------------------|
| $V_{DDIO}$                                                   | 1.8 V, 2.5 V, or 3.3 V                   |
| $V_{DDMAC}$                                                  | 1.8 V, 2.5 V, or 3.3 V                   |
| $V_{DDA}$                                                    | 3.3 V                                    |
| $V_{SLEEP}$                                                  | 3.3 V                                    |
| Decoupling capacitors $V_{DDIO}$ <sup>(2) (3)</sup>          | 0.01 $\mu$ F                             |
| <b>(Optional)</b> ferrite bead for $V_{DDIO}$ <sup>(3)</sup> | 1 k $\Omega$ at 100 MHz (BLM18KG601SH1D) |
| Decoupling capacitors $V_{DDMAC}$ <sup>(2)</sup>             | 0.01 $\mu$ F, 0.47 $\mu$ F               |
| Ferrite bead for $V_{DDMAC}$                                 | 1 k $\Omega$ at 100 MHz (BLM18KG601SH1D) |
| Decoupling capacitors $V_{DDA}$ <sup>(2)</sup>               | 0.01 $\mu$ F, 0.47 $\mu$ F               |
| <b>(Optional)</b> ferrite bead for $V_{DDA}$                 | 1 k $\Omega$ at 100 MHz (BLM18KG601SH1D) |
| Decoupling capacitors $V_{SLEEP}$                            | 0.1 $\mu$ F                              |
| DC Blocking Capacitors <sup>(2)</sup>                        | 0.1 $\mu$ F                              |
| Common-Mode Choke                                            | 200 $\mu$ H                              |
| Common Mode Termination Resistors <sup>(1)</sup>             | 1 k $\Omega$                             |
| MDI Coupling Capacitor <sup>(2)</sup>                        | 4.7 nF                                   |
| ESD Shunt <sup>(2)</sup>                                     | 100 k $\Omega$                           |
| Reference Clock                                              | 25 MHz                                   |

(1) 1% tolerance components are recommended.

(2) 10% tolerance components are recommended.

(3) If  $V_{DDIO}$  is separate from  $V_{DDMAC}$  then additional ferrite bead and 0.47  $\mu$ F capacitor will be required on  $V_{DDIO}$ .

### 9.2.1.1 Physical Medium Attachment

There must be no metal running beneath the common-mode choke. CMCs can inject noise into metal beneath them, which can affect the emissions and immunity performance of the system. Because the is a voltage mode line driver, no external termination resistors are required. The ESD shunt and MDI coupling capacitor must be connected to ground. Ensure that the common mode termination resistors are 1% tolerance or better to improve differential coupling.

### 9.2.1.1.1 Common-Mode Choke Recommendations

The following CMCs are recommended for use with the DP83TC813S-Q1 :

**表 9-2. Recommended CMCs**

| MANUFACTURER      | PART NUMBER    |
|-------------------|----------------|
| Pulse Electronics | AE2002         |
| Murata            | DLW43MH201XK2L |
| Murata            | DLW32MH201XK2  |
| TDK               | ACT1210L-201   |

**表 9-3. CMC Electrical Specifications**

| PARAMETER                          | TYP   | UNITS | CONDITIONS   |
|------------------------------------|-------|-------|--------------|
| Insertion Loss                     | - 0.5 | dB    | 1 - 30 MHz   |
|                                    | - 1.0 | dB    | 30 - 60 MHz  |
| Return Loss                        | - 26  | dB    | 1 - 30 MHz   |
|                                    | - 20  | dB    | 30 - 60 MHz  |
| Common-Mode Rejection              | - 24  | dB    | 1 MHz        |
|                                    | - 42  | dB    | 10 - 100 MHz |
|                                    | - 25  | dB    | 400 MHz      |
| Differential Common-Mode Rejection | - 70  | dB    | 1 - 10 MHz   |
|                                    | - 50  | dB    | 100 MHz      |
|                                    | - 24  | dB    | 1000 MHz     |

### 9.2.2 Detailed Design Procedure

**When creating a new system design with an Ethernet PHY, follow this schematic capture procedure:**

1. Select desired PHY hardware configurations in table .
2. Use the Electrical Characteristics table, the 表 8-16 table and the 表 8-17 table to select the correct external bootstrap resistors.
3. If using LEDs, ensure the correct external circuit is applied as shown in 图 8-19.
4. Select an appropriate clock source that adheres to either the CMOS-level oscillator or crystal resonator requirements within the Electrical Characteristics table.
5. Select a CMC, a list of recommended CMCs are located in 表 9-2.
6. Add common-mode termination, DC-blocking capacitors, an MDI-coupling capacitor, and an ESD shunt found in 表 9-1.
7. Ensure that there is sufficient supply decoupling on VDDIO and VDDA supply pins.
8. Add an external pullup resistor (tie to VDDIO) on MDIO line.
9. If operating with SGMII, place 0.1-  $\mu$  F, DC-blocking capacitors between the MAC and PHY SGMII pins.
10. If sleep modes are not desired, WAKE and EN pins must be tied to VSLEEP directly or through an external pullup resistor.

**The following layout procedure must be followed:**

1. Locate the PHY near the edge of the board so that short MDI traces can be routed to the desired connector.
2. Place the MDI external components: CMC, DC-blocking capacitors, CM termination, MDI-coupling capacitor, and ESD shunt.
3. Create a top-layer metal pour keepout under the CMC.
4. Ensure that the MDI TRD\_M and TRD\_P traces are routed such that they are 100-  $\Omega$  differential.
5. Place the clock source near the XI and XO pins.
6. Ensure that when configured for MII, RMII, or RGMII operation, the xMII pins are routed 50-  $\Omega$  and are single-ended with reference to ground.
7. Ensure that transmit path xMII pins are routed such that setup and hold timing does not violate the PHY requirements.
8. Ensure that receive path xMII pins are routed such that setup and hold timing does not violate the MAC requirements.
9. Ensure that when configured for SGMII operation, the xMII RX\_P, RX\_M, TX\_P, and TX\_M pins are routed 100-  $\Omega$  differential.
10. Place the MDIO pullup close to the PHY.

### 9.2.3 Application Curves

The following curves were obtained using the PHY evaluation module under nominal conditions.




图 9-6. MDI IDLE Stream




图 9-7. MDI IDLE Stream (Variable Persistence)

## 10 Power Supply Recommendations

The DP83TC813S-Q1 is capable of operating with a wide range of IO supply voltages (3.3 V, 2.5 V, or 1.8 V). No power supply sequencing is required. The recommended power supply de-coupling network is shown in the figure below. For improved conducted emissions, an optional ferrite bead may be placed between the supply and the PHY de-coupling network.

Typical TC-10 application block diagram along with supply and peripherals is shown below. TPS7B81-Q1 is the recommended part number to be used as 3.3V LDO for the VSLEEP rail. The low quiescent current of this LDO makes it ideal for TC-10 applications.




图 10-1. Typical TC-10 Application With Peripherals

When VDDIO and VDDMAC are separate, both voltage rails must have a dedicated network of ferrite bead, 0.47µF, and 0.01µF capacitors. VSLEEP can also be connected to VDDA, 0.1µF capacitor must be retained in this configuration.

## Current Consumption Break-Down

The following table highlights the break down of power consumption in active mode for each supply rail, specifically highlighting the split between VDDMAC and VDDIO.

**表 10-1. Active Mode Current Consumption**

| VOLTAGE RAIL | VOLTAGE (V) | MAX CURRENT (mA) <sup>1</sup> |
|--------------|-------------|-------------------------------|
| <b>MII</b>   |             |                               |
| VDDA         | 3.3         | 63                            |
| VDDIO        | 3.3         | 4                             |
|              | 2.5         | 3                             |
|              | 1.8         | 2                             |
| VDDMAC       | 3.3         | 20                            |
|              | 2.5         | 15                            |
|              | 1.8         | 11                            |
| VSLEEP       | 3.3         | 2                             |
| <b>RMII</b>  |             |                               |
| VDDA         | 3.3         | 63                            |
| VDDIO        | 3.3         | 6                             |
|              | 2.5         | 4                             |
|              | 1.8         | 3                             |
| VDDMAC       | 3.3         | 17                            |
|              | 2.5         | 13                            |
|              | 1.8         | 10                            |
| VSLEEP       | 3.3         | 2                             |
| <b>RGMII</b> |             |                               |
| VDDA         | 3.3         | 63                            |
| VDDIO        | 3.3         | 4                             |
|              | 2.5         | 3                             |
|              | 1.8         | 2                             |
| VDDMAC       | 3.3         | 17                            |
|              | 2.5         | 13                            |
|              | 1.8         | 10                            |
| VSLEEP       | 3.3         | 2                             |
| <b>SGMII</b> |             |                               |
| VDDA         | 3.3         | 95                            |
| VDDIO        | 3.3         | 4                             |
|              | 2.5         | 3                             |
|              | 1.8         | 2                             |
| VDDMAC       | 3.3         | 8                             |
|              | 2.5         | 6                             |
|              | 1.8         | 4                             |
| VSLEEP       | 3.3         | 2                             |

1. Current consumption measured across voltage, temperature, and process with active data communication.

## 11 Layout

### 11.1 Layout Guidelines

#### 11.1.1 Signal Traces

PCB traces are lossy and long traces can degrade signal quality. Traces must be kept short as possible. Unless mentioned otherwise, all signal traces must be 50- $\Omega$ , single-ended impedance. Differential traces must be 50- $\Omega$  single-ended and 100- $\Omega$  differential. Take care to ensure impedance is controlled throughout. Impedance discontinuities will cause reflections leading to emissions and signal integrity issues. Stubs must be avoided on all signal traces, especially differential signal pairs.




图 11-1. Differential Signal Trace Routing

Within the differential pairs, trace lengths must be run parallel to each other and matched in length. Matched lengths minimize delay differences, avoiding an increase in common mode noise and emissions. Length matching is also important for MAC interface connections. All transmit signal traces must be length matched to each other and all receive signal traces must be length matched to each other. For SGMII differential traces, it is recommended to keep the skew mismatch below 20ps.

Ideally, there must be no crossover on signal path traces. High speed signal traces must be routed on internal layers to improved EMC performance. However, vias present impedance discontinuities and must be minimized when possible. Route trace pairs on the same layer. Signals on different layers must not cross each other without at least one return path plane between them. Differential pairs must always have a constant coupling distance between them. For convenience and efficiency, TI recommends routing critical signals first (that is, MDI differential pairs, reference clock, and MAC IF traces).

#### 11.1.2 Return Path

A general best practice is to have a solid return path beneath all signal traces. This return path can be a continuous ground or DC power plane. Reducing the width of the return path can potentially affect the impedance of the signal trace. This effect is more prominent when the width of the return path is comparable to the width of the signal trace. Breaks in return path between the signal traces must be avoided at all cost. A signal crossing a split plane may cause unpredictable return path currents and could impact signal quality and result in emissions issues.




图 11-2. Power and Ground Plane Breaks

### 11.1.3 Metal Pour

All metal pours that are not signals or power must be tied to ground. There must be no floating metal in the system, and there must be no metal between differential traces.

### 11.1.4 PCB Layer Stacking

To meet signal integrity and performance requirements, minimum four-layer PCB is recommended. However, a six-layer PCB and above must be used when possible.




图 11-3. Recommended PCB Layer Stack-Up

## 11.2 Layout Example

There is an evaluation board references for the DP83TC813-Q1 . The DP83TC813EVM-MC is a media converter board which can be used for interoperability and bit error rate testing.




图 11-4. MDI Low-Pass Filter Layout Recommendation

## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 支持资源

**TI E2E™ 支持论坛**是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 12.3 Community Resources

### 12.4 Trademarks

PHYTER™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number            | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|----------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">DP83TC813RRHFRQ1</a> | Active        | Production           | VQFN (RHF)   28 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813R                |
| DP83TC813RRHFRQ1.A               | Active        | Production           | VQFN (RHF)   28 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813R                |
| <a href="#">DP83TC813RRHFTQ1</a> | Active        | Production           | VQFN (RHF)   28 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813R                |
| DP83TC813RRHFTQ1.A               | Active        | Production           | VQFN (RHF)   28 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813R                |
| <a href="#">DP83TC813SRHFRQ1</a> | Active        | Production           | VQFN (RHF)   28 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813S                |
| DP83TC813SRHFRQ1.A               | Active        | Production           | VQFN (RHF)   28 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813S                |
| <a href="#">DP83TC813SRHFTQ1</a> | Active        | Production           | VQFN (RHF)   28 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813S                |
| DP83TC813SRHFTQ1.A               | Active        | Production           | VQFN (RHF)   28 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | 813S                |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## TAPE AND REEL INFORMATION



\*All dimensions are nominal


| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| DP83TC813RRHFRQ1 | VQFN         | RHF             | 28   | 3000 | 330.0              | 12.4               | 4.3     | 5.3     | 1.3     | 8.0     | 12.0   | Q1            |
| DP83TC813RRHFTQ1 | VQFN         | RHF             | 28   | 250  | 180.0              | 12.4               | 4.3     | 5.3     | 1.3     | 8.0     | 12.0   | Q1            |
| DP83TC813SRHFRQ1 | VQFN         | RHF             | 28   | 3000 | 330.0              | 12.4               | 4.3     | 5.3     | 1.3     | 8.0     | 12.0   | Q1            |
| DP83TC813SRHFTQ1 | VQFN         | RHF             | 28   | 250  | 180.0              | 12.4               | 4.3     | 5.3     | 1.3     | 8.0     | 12.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| DP83TC813RRHFRQ1 | VQFN         | RHF             | 28   | 3000 | 367.0       | 367.0      | 35.0        |
| DP83TC813RRHFTQ1 | VQFN         | RHF             | 28   | 250  | 210.0       | 185.0      | 35.0        |
| DP83TC813SRHFRQ1 | VQFN         | RHF             | 28   | 3000 | 367.0       | 367.0      | 35.0        |
| DP83TC813SRHFTQ1 | VQFN         | RHF             | 28   | 250  | 210.0       | 185.0      | 35.0        |



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RHF0028B

VQFN - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



## SOLDER MASK DETAILS

4225972/A 06/2020

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHF0028B

VQFN - 1.0 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 29  
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:20X

4225972/A 06/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月