DS36954 Quad Differential Bus Transceiver

Check for Samples: DS36954

FEATURES

- **Pinout for SCSI Interface**
- **Compact 20-Pin PLCC or SOIC Package**
- **Meets EIA-485 Standard for Multipoint Bus Transmission**
- **Greater than 60 mA Source/Sink Currents**
- **Thermal Shutdown Protection**
- **Glitch-Free Driver Outputs on Power Up and Down**

DESCRIPTION

The DS36954 is a low power, quad EIA-485 differential bus transceiver especially suited for high speed, parallel, multipoint, I/O bus applications. A compact 20-pin surface mount PLCC or SOIC package provides high transceiver integration and a very small PC board footprint.

Propagation delay skew between devices is specified to aid in parallel interface designs—limits on maximum and minimum delay times are verified.

Five devices can implement a complete SCSI initiator or target interface. Three transceivers in a package are pinned out for data bus connections. The fourth transceiver, with the flexibility provided by its individual enables, can serve as a control bus transceiver.

Connection Diagram



See Package Number FN (S-PQCC-J20)



See Package Number DW (R-PDSO-G20)

Logic Diagram



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Supply Voltage	7V
Control Input Voltage	V_{CC} + 0.5V
Driver Input Voltage	V_{CC} + 0.5V
Driver Output Voltage/Receiver Input Voltage	−10V to +15V
Receiver Output Voltage	5.5V
Continuous Power Dissipation @ +25°C	
FN Package	1.73W
DW Package	1.73W
Derate FN Package	13.9 mW/°C above +25°C
Derate DW Package	13.7 mW/°C above +25°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (Soldering 4 Sec.)	260°C

(1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instrument Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V_{CC}	4.75	5.25	V
Bus Voltage	−7	+12	V
Operating Free Air Temperature (T_A)	0	+70	°C

Electrical Characteristics (1)(2)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified

Symbol	Parameter	Conditions		Min	Typ	Max	Units
DRIVER CHARACTERISTICS							
V_{ODL}	Differential Driver Output Voltage (Full Load)	I_L = 60 mA		1.5	1.9		V
		V_{CM} = 0V					
V_{OD}	Differential Driver Output Voltage (Termination Load)	R_L = 100Ω (EIA-422)		2.0	2.25		V
		R_L = 54Ω (EIA-485)		1.5	2.0		V
ΔIVODI	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	R_L = 54 or 100Ω (3)(*Figure 1*) (EIA-422/485)				0.2	V
V_{OC}	Driver Common Mode Output Voltage (4)	R_L = 54Ω (*Figure 1*) (EIA-485)				3.0	V
ΔIVOCI	Change in Magnitude of Common Mode Output Voltage	(3)(*Figure 1*) (EIA-422/485)				0.2	V
V_{OH}	Output Voltage High	I_{OH} = −55 mA		2.7	3.2		V
V_{OL}	Output Voltage Low	I_{OL} = 55 mA			1.4	1.7	V
V_{IH}	Input Voltage High			2.0			V
V_{IL}	Input Voltage Low					0.8	V
V_{CL}	Input Clamp Voltage	I_{CL} = −18 mA				−1.5	V

(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.
(2) All typicals are given for V_{CC} = 5V and T_A = 25°C.
(3) Δ IVODI and Δ IVOCI are changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input changes state.
(4) In EIA Standards EIA-422 and EIA-485, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS} .

Electrical Characteristics [1][2] (continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified

Symbol	Parameter	Conditions		Min	Typ	Max	Units
I_{IH}	Input High Current	V_{IN} = 2.4V [5]				20	µA
I_{IL}	Input Low Current	V_{IN} = 0.4V [5]				−20	µA
I_{OSC}	Driver Short-Circuit Output Current [6]	V_O = −7V (EIA-485)			−130	−250	mA
		V_O = 0V (EIA-422)			−90	−150	mA
		V_O = +12V (EIA-485)			130	250	mA
RECEIVER CHARACTERISTICS							
I_{OSR}	Short Circuit Output Current	V_O = 0V [6]		−15	−28	−75	mA
I_{OZ}	TRI-STATE Output Current	V_O = 0.4V to 2.4V				20	µA
V_{OH}	Output Voltage High	V_{ID} = 0.2V, I_{OH} = 0.4 mA		2.4	3.0		V
V_{OL}	Output Voltage Low	V_{ID} = −0.2V, I_{OL} = 4 mA			0.35	0.5	V
V_{TH}	Differential Input High Threshold Voltage	V_O = V_{OH}, I_O = −0.4 mA (EIA-422/485)			0.03	0.2	V
V_{TL}	Differential Input Low Threshold Voltage [7]	V_O = V_{OL}, I_O = 4.0 mA (EIA-422/485)		−0.20	−0.03		V
V_{HST}	Hysteresis [8]	V_{CM} = 0V		35	60		mV
DRIVER AND RECEIVER CHARACTERISTICS							
V_{IH}	Enable Input Voltage High			2.0			V
V_{IL}	Enable Input Voltage Low					0.8	V
V_{CL}	Enable Input Clamp Voltage	I_{CL} = −18 mA				−1.5	V
I_{IN}	Line Input Current [9]	Other Input = 0V DE/$\overline{RE}$ = 0.8V DE4 = 0.8V	V_I = +12V		0.5	1.0	mA
			V_I = −7V		−0.45	−0.8	mA
I_{ING}	Line Input Current [9]	Other Input = 0V DE/$\overline{RE}$ and DE4 = 2V V_{CC} = 3.0V T_A = +25°C	V_I = +12V			1.0	mA
			V_I = −7V			−0.8	mA
I_{IH}	Enable Input Current High	V_{IN} = 2.4V DE/$\overline{RE}$	V_{CC} = 3.0V		1	40	µA
			V_{CC} = 4.75V		1		µA
			V_{CC} = 5.25V		1	40	µA
		V_{IN} = 2.4V DE4 or $\overline{RE4}$	V_{CC} = 3.0V		1	20	µA
			V_{CC} = 5.25V		1	20	µA
I_{IL}	Enable Input Current Low	V_{IN} = 0.8V DE/$\overline{RE}$	V_{CC} = 3.0V		−6	−40	µA
			V_{CC} = 4.75V		−12		µA
			V_{CC} = 5.25V		−14	−40	µA
		V_{IN} = 0.8V DE4 or $\overline{RE4}$	V_{CC} = 3.0V		−3	−20	µA
			V_{CC} = 5.25V		−7	−20	µA
I_{CCD}	Supply Current [10]	No Load, DE/$\overline{RE}$ and DE4 = 2.0V			75	90	mA
I_{CCR}	Supply Current [10]	No Load, DE/$\overline{RE}$ and $\overline{RE4}$ = 0.8V			50	70	mA

(5) I_{IH} and I_{IL} include driver input current and receiver TRI-STATE leakage current on DR(1–3).
(6) Short one output at a time.
(7) Threshold parameter limits specified as an algebraic value rather than by magnitude.
(8) Hysteresis defined as $V_{HST} = V_{TH} - V_{TL}$.
(9) I_{IN} includes the receiver input current and driver TRI-STATE leakage current.
(10) Total package supply current.

Switching Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
DRIVER SINGLE-ENDED CHARACTERISTICS							
t_{PZH}	Output Enable Time to High Level	R_L = 110Ω	(Figure 6)		35	40	ns
t_{PZL}	Output Enable Time to Low Level		(Figure 8)		25	40	ns
t_{PHZ}	Output Disable Time to High Level		(Figure 6)		15	25	ns
t_{PLZ}	Output Disable Time to Low Level		(Figure 8)		35	40	ns
DRIVER DIFFERENTIAL CHARACTERISTICS							
t_r, t_f	Rise and Fall Time	R_L = 54Ω C_L = 50 pF C_D = 15 pF (Figure 3 Figure 4 (1))			13	16	ns
t_{PLHD}	Differential Propagation			9	15	19	ns
t_{PHLD}	Delays (2)			9	12	19	ns
t_{SKD}	$\lvert t_{PLHD} - t_{PHLD} \rvert$ Diff. Skew				3	6	ns
RECEIVER CHARACTERISTICS							
t_{PLHD}	Differential Propagation Delays	C_L = 15 pF V_{CM} = 2.0V (Figure 10)		9	14	19	ns
t_{PHLD}				9	13	19	ns
t_{SKD}	$\lvert t_{PLHD} - t_{PHLD} \rvert$ Diff. Receiver Skew				1	3	ns
t_{PZH}	Output Enable Time to High Level	C_L = 15 pF (Figure 15)			15	22	ns
t_{PZL}	Output Enable Time to Low Level				20	30	ns
t_{PHZ}	Output Disable Time from High Level				20	30	ns
t_{PLZ}	Output Disable Time from Low Level				17	25	ns

(1) Propagation Delay Timing for Calculations of Driver Differential Propagation Delays
(2) Differential propagation delays are calculated from single-ended propagation delays measured from driver input to the 20% and 80% levels on the driver outputs (Figure 16) .

PARAMETER MEASUREMENT INFORMATION



Figure 1. Driver V_{OD} and V_{OC} (3)



Figure 2. Receiver V_{OH} and V_{OL}



(1) The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle, trand tf < 6.0 ns, ZO = 50Ω

(2) C_L includes probe and stray capacitance.

Figure 3. Driver Differential Propagation Delay Load Circuit



(1) Differential propagation delays are calculated from single-ended propagation delays measured from driver input to the 20% and 80% levels on the driver outputs (Figure 16).

Figure 4. Driver Differential Propagation Delays and Transition Times

(3) C_L includes probe and stray capacitance.



S1 to OA for DI = 3V
S1 to OB for DI = 0V

(1) The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle, trand tf < 6.0 ns, ZO = 50Ω.

(2) C_L includes probe and stray capacitance.

Figure 5.



Figure 6. Driver Enable and Disable Timing (t_{PZH}, t_{PHZ})



S1 to OA for DI = 0V
S1 to OB for DI = 3V

(1) The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle, trand tf < 6.0 ns, ZO = 50Ω.

(2) C_L includes probe and stray capacitance.

Figure 7.



Figure 8. Driver Enable and Disable Timing (t_{PZL}, t_{PLZ})



(1) The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle, trand tf < 6.0 ns, ZO = 50Ω.

(2) C_L includes probe and stray capacitance.

Figure 9.



Figure 10. Receiver Differential Propagation Delay Timing



(1) The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle, trand tf < 6.0 ns, ZO = 50Ω.

(2) C_L includes probe and stray capacitance.

(3) Diodes are 1N916 or equivalent.

(4) On transceivers 1–3 the driver is loaded with receiver input conditions when DE/RE is high. Do not exceed the package power dissipation limit when testing.

Figure 11.



S1 1.5V
S2 Open
S3 Closed

Figure 12.



S1 −1.5V
S2 Closed
C3 Open

Figure 13.



S1 1.5V
S2 Closed
C3 Closed

Figure 14.



S1 −1.5V
S2 Closed
C3 Closed

Figure 15. Receiver Enable and Disable Timing



$$T_{CP} = \frac{(T_{fb} \times T_{rb}) - (T_{ra} \times T_{fa})}{T_{rb} - T_{ra} - T_{fa} + T_{fb}}$$

T_{ra}, T_{rb}, T_{fa} and T_{fb} are propagation delay measurements to the 20% and 80% levels.
T_{CP} = Crossing Point

Figure 16. Propagation Delay Timing for Calculations of Driver Differential Propagation Delays

REVISION HISTORY

Changes from Revision B (April 2013) to Revision C	Page
• Changed layout of National Data Sheet to TI format	9

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DS36954M/NOPB	Active	Production	SOIC (DW) | 20	36 | TUBE	Yes	SN	Level-3-260C-168 HR	0 to 70	DS36954 M
DS36954M/NOPB.B	Active	Production	SOIC (DW) | 20	36 | TUBE	Yes	SN	Level-3-260C-168 HR	0 to 70	DS36954 M
DS36954MX/NOPB	Active	Production	SOIC (DW) | 20	1000 | LARGE T&R	Yes	SN	Level-3-260C-168 HR	0 to 70	DS36954 M
DS36954MX/NOPB.B	Active	Production	SOIC (DW) | 20	1000 | LARGE T&R	Yes	SN	Level-3-260C-168 HR	0 to 70	DS36954 M

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS36954MX/NOPB	SOIC	DW	20	1000	330.0	24.4	10.9	13.3	3.25	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS36954MX/NOPB	SOIC	DW	20	1000	356.0	356.0	45.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS36954M/NOPB	DW	SOIC	20	36	495	15	5842	7.87
DS36954M/NOPB.B	DW	SOIC	20	36	495	15	5842	7.87



PACKAGE OUTLINE

DW0020A

SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Last updated 10/2025