www.ti.com

SNLS040I - JUNE 2000 - REVISED APRIL 2013

DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link - 65 MHz

Check for Samples: DS90CF364A, DS90CF384A

FEATURES

- 20 to 65 MHz Shift Clock Support
- 50% Duty Cycle on Receiver Output Clock
- Best-in-Class Set & Hold Times on RxOUTPUTs
- Rx Power Consumption <142 mW (typ) @65MHz Grayscale
- Rx Power-down Mode <200µW (max)
- ESD Rating >7 kV (HBM), >700V (EIAJ)
- Supports VGA, SVGA, XGA and Dual Pixel SXGA.
- PLL Requires no External Components
- Compatible with TIA/EIA-644 LVDS Standard
- Low Profile 56-lead or 48-lead Packages

DESCRIPTION

The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF364A that converts the three LVDS data streams (Up to 1.3 Gbps throughput or 170 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C383A/DS90C363A) will interoperate with a Falling edge strobe Receiver without any translation logic.

The DS90CF384A / DS90CF364A devices are enhanced over prior generation receivers and provided a wider data valid time on the receiver output.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

BLOCK DIAGRAMS




Figure 1. DS90CF384A DGG-56 (TSSOP)





Figure 2. DS90CF364A DGG-48 (TSSOP)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





Absolute Maximum Ratings(1)(2)

Supply Voltage (V _{CC})	-0.3V to +4V	
CMOS/TTL Input Voltage	$-0.3V$ to $(V_{CC} + 0.3V)$	
CMOS/TTL Output Voltage		-0.3V to (V _{CC} + 0.3V)
LVDS Receiver Input Voltage		-0.3V to (V _{CC} + 0.3V)
Junction Temperature		+150°C
Storage Temperature		−65°C to +150°C
Lead Temperature (Soldering, 4 sec)		+260°C
Solder Reflow Temperature (20 sec for Fl	BGA)	+220°C
Maximum Package Power Dissipation	DGG-56 (TSSOP) Package DS90CF384A	1.61 W
Capacity @ 25°C	DGG-48 (TSSOP) Package DS90CF364A	1.89 W
Package Derating	DS90CF384AMTD	12.4 mW/°C above +25°C
	DS90CF364AMTD	15 mW/°C above +25°C
ESD Rating	(HBM, 1.5 kΩ, 100 pF)	> 7 kV
	(EIAJ, 0Ω, 200 pF)	> 700V
	•	-

^{(1) &}quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V _{CC})			100	mV _{PP}

Electrical Characteristics(1)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter Conditions			Тур	Max	Units
CMOS/TT	L DC SPECIFICATIONS (For Power I	Down Pin)			•	,
V _{IH}	High Level Input Voltage		2.0		V _{CC}	V
V_{IL}	Low Level Input Voltage		GND		0.8	V
V_{CL}	Input Clamp Voltage	I _{CL} = −18 mA		-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V$, 2.5V or V_{CC}		+1.8	+10	μΑ
		V _{IN} = GND	-10	0		μΑ
CMOS/TT	L DC SPECIFICATIONS					
V_{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$	2.7	3.3		V
V_{OL}	Low Level Output Voltage	I _{OL} = 2 mA		0.06	0.3	V
los	Output Short Circuit Current	V _{OUT} = 0V		-60	-120	mA

(1) Typical values are given for $V_{CC} = 3.3V$ and $T_A = +25C$.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.



Electrical Characteristics(1) (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
LVDS RE	CEIVER DC SPECIFICATIONS	<u> </u>				•	
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V _{TL}	Differential Input Low Threshold			-100			mV
I _{IN}	Input Current	V _{IN} = +2.4V, V _{CC} = 3.6V				±10	μΑ
		$V_{IN} = 0V, V_{CC} = 3.6V$				±10	μΑ
RECEIVE	R SUPPLY CURRENT ⁽²⁾						
ICCRW	Receiver Supply Current Worst Case $C_L = 8 \text{ pF},$ $f = 32.5 \text{ MHz}$		f = 32.5 MHz		49	65	mA
		Worst Case Pattern, DS90CF384A (Figure 3	f = 37.5 MHz		53	70	mA
		Figure 6)	f = 65 MHz		81	105	mA
ICCRW	Receiver Supply Current Worst Case	$C_L = 8 pF$,	f = 32.5 MHz		49	55	mA
		Worst Case Pattern, DS90CF364A (Figure 3	f = 37.5 MHz		53	60	mA
		Figure 6)	f = 65 MHz		78	90	mA
ICCRG	Receiver Supply Current, 16 Grayscale	C _L = 8 pF,	f = 32.5 MHz		28	45	mA
		16 Grayscale Pattern, (Figure 4 Figure 5 Figure 6)	f = 37.5 MHz		30	47	mA
		(Figure 4 Figure 5 Figure 6)		43	60	mA	
ICCRZ	Receiver Supply Current Power Down	Power Down = Low Receiver Outputs Stay Low (Power Down Mode		10	55	μA	

⁽²⁾ Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV _{OD}).

Receiver Switching Characteristics(1)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 6)		2	5	ns	
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 6)		1.8	5	ns	
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 13, Figure 14)	f = 25 MHz	1.20	1.96	2.82	ns
RSPos1	Receiver Input Strobe Position for Bit 1		6.91	7.67	8.53	ns
RSPos2	Receiver Input Strobe Position for Bit 2		12.62	13.38	14.24	ns
RSPos3	Receiver Input Strobe Position for Bit 3		18.33	19.09	19.95	ns
RSPos4	Receiver Input Strobe Position for Bit 4		24.04	24.80	25.66	ns
RSPos5	Receiver Input Strobe Position for Bit 5	29.75	30.51	31.37	ns	
RSPos6	Receiver Input Strobe Position for Bit 6	35.46	36.22	37.08	ns	
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 13, Figure 14)	f = 65 MHz	0.7	1.1	1.4	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.9	3.3	3.6	ns
RSPos2	Receiver Input Strobe Position for Bit 2		5.1	5.5	5.8	ns
RSPos3	Receiver Input Strobe Position for Bit 3		7.3	7.7	8.0	ns
RSPos4	Receiver Input Strobe Position for Bit 4		9.5	9.9	10.2	ns
RSPos5	Receiver Input Strobe Position for Bit 5		11.7	12.1	12.4	ns
RSPos6	Receiver Input Strobe Position for Bit 6		13.9	14.3	14.6	ns
RSKM	RxIN Skew Margin (2) (Figure 15)	f = 25 MHz	750			ps
		f = 65 MHz	500			ps

⁽¹⁾ Typical values are given for $V_{CC} = 3.3V$ and $T_A = +25C$.

⁽²⁾ Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the DS90C383B transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). The RSKM will change when different transmitters are used. This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 250 ps).



Receiver Switching Characteristics⁽¹⁾ (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
RCOP	RxCLK OUT Period (Figure 7)	15	Т	50	ns	
RCOH	RxCLK OUT High Time (Figure 7)	5.0	7.6	9.0	ns	
RCOL	RxCLK OUT Low Time (Figure 7)		5.0	6.3	9.0	ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 7)		4.5	7.3		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 7)		4.0	6.3		ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 3.3V (Fig	ure 8)	3.5	5.0	7.5	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 9)			10	ms	
RPDD	Receiver Power Down Delay (Figure 12)				1	μs

AC Timing Diagrams





Figure 3. "Worst Case" Test Pattern






- (1) The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
- (2) The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.
- Figure 3 and Figure 5 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
- (4) Recommended pin to signal mapping. Customer may choose to define differently.

Figure 4. "16 Grayscale" Test Pattern (DS90CF384A)





- (1) The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
- (2) The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.
- (3) Figure 3 and Figure 5 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
- (4) Recommended pin to signal mapping. Customer may choose to define differently.

Figure 5. "16 Grayscale" Test Pattern (DS90CF364A)






Figure 6. DS90CF384A/DS90CF364A (Receiver) CMOS/TTL Output Load and Transition Times




Figure 7. DS90CF384A/DS90CF364A (Receiver) Setup/Hold and High/Low Times




Figure 8. DS90CF384A/DS90CF364A (Receiver) Clock In to Clock Out Delay




Figure 9. DS90CF384A/DS90CF364A (Receiver) Phase Lock Loop Set Time






Figure 10. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF384A




Figure 11. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF364A




Figure 12. DS90CF384A/DS90CF364A (Receiver) Power Down Delay






Figure 13. DS90CF384A (Receiver) LVDS Input Strobe Position







Figure 14. DS90CF364A (Receiver) LVDS Input Strobe Position



C—Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max

Tppos—Transmitter output pulse position (min and max)

RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle)⁽¹⁾ + ISI (Inter-symbol interference)⁽²⁾ Cable Skew—typically 10 ps–40 ps per foot, media dependent

Cycle-to-cycle jitter is less than 250 ps at 65 MHz.

ISI is dependent on interconnect length; may be zero.

Figure 15. Receiver LVDS Input Skew Margin



www.ti.com

DS90CF384A PIN DESCRIPTIONS — 56 Lead TSSOP Package — 24-Bit FPD Link Receiver

			DECORN HONO OF EGG TOOOT TUCKAGE 24 DRITT DELIKE RECEIVED
Pin Name	I/O	No.	Description
RxIN+	1	4	Positive LVDS differential data inputs.
RxIN-	I	4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	ı	1	Positive LVDS differential clock input.
RxCLK IN-	ı	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{CC}	I	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	I	1	Power supply for PLL.
PLL GND	ı	2	Ground pin for PLL.
LVDS V _{CC}	ı	1	Power supply pin for LVDS inputs.
LVDS GND	ı	3	Ground pins for LVDS inputs.

DS90CF364A PIN DESCRIPTIONS — 48 Lead TSSOP Package — 18-Bit FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	I	3	Positive LVDS differential data inputs.
RxIN-	I	3	Negative LVDS differential data inputs.
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{CC}	I	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	I	1	Power supply for PLL.
PLL GND	I	2	Ground pin for PLL.
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.
LVDS GND	I	3	Ground pins for LVDS inputs.



Pin Diagram for TSSOP Packages




Figure 16. DS90CF384A DGG-56 Package




Figure 17. DS90CF364A DGG-48 Package



www.ti.com

REVISION HISTORY

Cł	Changes from Revision H (April 2013) to Revision I							
•	Changed layout of National Data Sheet to TI format	1	2					

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
DS90CF364AMTD/NOPB	Active	Production	TSSOP (DGG) 48	38 TUBE	Yes	SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF364AMTD >B
DS90CF364AMTD/NOPB.B	Active	Production	TSSOP (DGG) 48	38 TUBE	Yes	SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF364AMTD >B
DS90CF364AMTDX/NOPB	Active	Production	TSSOP (DGG) 48	1000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF364AMTD >B
DS90CF384AMTD/NOPB	Active	Production	TSSOP (DGG) 56	34 TUBE	Yes	SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF384AMTD >B
DS90CF384AMTD/NOPB.B	Active	Production	TSSOP (DGG) 56	34 TUBE	Yes	SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF384AMTD >B
DS90CF384AMTDX/NOPB	Active	Production	TSSOP (DGG) 56	1000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-10 to 70	DS90CF384AMTD >B

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` ,	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90CF364AMTDX/ NOPB	TSSOP	DGG	48	1000	330.0	24.4	8.6	13.2	1.6	12.0	24.0	Q1
DS90CF384AMTDX/ NOPB	TSSOP	DGG	56	1000	330.0	24.4	8.6	14.5	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90CF364AMTDX/NOPB	TSSOP	DGG	48	1000	356.0	356.0	45.0
DS90CF384AMTDX/NOPB	TSSOP	DGG	56	1000	356.0	356.0	45.0

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Aug-2025


TUBE



*All dimensions are nominal

All difficilities are normalized											
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)			
DS90CF364AMTD/NOPB	DGG	TSSOP	48	38	495	10	2540	5.79			
DS90CF364AMTD/ NOPB.B	DGG	TSSOP	48	38	495	10	2540	5.79			
DS90CF384AMTD/NOPB	DGG	TSSOP	56	34	495	10	2540	5.79			
DS90CF384AMTD/ NOPB.B	DGG	TSSOP	56	34	495	10	2540	5.79			






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025