











LMP8350

SNOSB80C - FEBRUARY 2011 - REVISED OCTOBER 2015

LMP8350 Ultra-Low Distortion Fully-Differential Precision ADC Driver With Selectable **Power Modes**

Features

- Differential Input and Output
- Tri-Level Power Settings with Shutdown
- Ultra Low HD2/HD3 and THD+N Distortion
- Adjustable Output Common-Mode Level
- Fully-Balanced Differential Architecture
- Single- or Dual-Supply Operation
- Operating Voltage Range 4.5 V to 12 V
- Supply Current 3 mA to 13 mA
- Total THD+N at 1 KHz 0.000097%
- HD2 / HD3 Distortion at 1 KHz < -124 dBc
- Bandwidth 118 mHz
- Settling to 0.1% 20 ns
- Low Offset Drift 0.4 µV/°C
- Offset Voltage 80 µV
- Voltage Noise 4.6 nV/Hz
- Operating Temperature Range -40°C to +85°C

Applications

- High-Resolution Differential ADC Drivers
- Portable Instrumentation
- **Precision Line Drivers**

3 Description

The LMP8350 device is an ultra low distortion fullydifferential amplifier designed for driving highperformance precision analog-to-digital converters (ADC). As part of the PowerWise™ family, a unique mode enable pin allows the user to choose from three different operating modes. trading power consumption for dynamic performance.

The high power mode is optimized for highest AC performance. The low noise, wide bandwidth, and fast slew rate make the LMP8350 ideal for driving 24bit ADCs with input sampling rates of 10 MHz or less. The medium power mode is optimized for precision DC performance, and can be used to drive 24-bit ADCs with input sampling rates of 6 MHz or less. The low power mode is a trade-off between AC performance and quiescent current for powersensitive applications. The disable mode fully shuts down the amplifier for further standby power savings.

The fully differential architecture of this device allows for easy implementation of a single-ended to fullydifferential output conversion. Driving a 3-Vpp, 1-kHz output sine wave with the amplifier powered by ±3.3-V rails in high power mode yields 0.000098% THD+N.

The LMP8350 is part of the LMP™ precision amplifier family, and is offered in the 8-pin SOIC package, with an operating temperature range of -40°C to +85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMP8350	SOIC (8)	3.91 mm × 4.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application






Table of Contents

1	Features 1	7.4 Device Functional Modes	20
2	Applications 1	8 Application and Implementation	<mark>22</mark>
3	Description 1	8.1 Application Information	22
4	Revision History2	8.2 Typical Application	25
5	Pin Configuration and Functions3	9 Power Supply Recommendations	<mark>27</mark>
6	Specifications3	9.1 Power Supply and V _{OCM} Bypassing	27
•	6.1 Absolute Maximum Ratings	10 Layout	28
	6.2 ESD Ratings	10.1 Layout Guidelines	28
	6.3 Recommended Operating Conditions	10.2 Layout Example	28
	6.4 Thermal Information	10.3 Power Dissipation	
	6.5 10-V Electrical Characteristics	10.4 Evaluation Board	29
	6.6 6.6-V Electrical Characteristics	11 Device and Documentation Support	30
	6.7 5-V Electrical Characteristics	11.1 Documentation Support	
	6.8 Typical Characteristics	11.2 Community Resources	
7	Detailed Description	11.3 Trademarks	
•	7.1 Overview	11.4 Electrostatic Discharge Caution	30
	7.2 Functional Block Diagram	11.5 Glossary	
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	30

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2013) to Revision C

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and


Product Folder Links: LMP8350

Changes from Revision A (March 2013) to Revision B

Page



5 Pin Configuration and Functions



Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME I/O DESCRIPTION		DESCRIPTION
1	–IN	1	Inverting Input
2	V _{OCM}	I	Output common-mode voltage set input. Sets output common mode voltage equal to the applied $V_{\mbox{\scriptsize OCM}}$ pin voltage.
3	V+	I	Positive power supply voltage
4	+OUT	0	Noninverting output
5	–OUT	0	Inverting output
6	V–	1	Negative power supply voltage
7	EN	I	Enable and power select input. Applied voltage sets power level or shutdown mode.
8	+IN	I	Noninverting Input

6 Specifications

6.1 Absolute Maximum Ratings (1)(2)(3)

	MIN	MAX	UNIT
Output short circuit duration	See	e ⁽⁴⁾	
V+ relative to V-	-0.3	12.9	V
IN+, IN–, OUT, EN and V _{OCM} pins	(V+) + 0.3	(V-) - 0.3	V
Input current		1	mA
Junction temperature ⁽⁵⁾		150	°C
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- 3) For soldering specifications: SNOA549
- (4) The short circuit test is a momentary test which applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can exceed the maximum allowable junction temperature of 150°C. Positive number (+) is sourcing, negative number (–) is sinking.
- (5) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} T_A)/ θ_{JA}. All numbers apply for packages soldered directly onto a PC Board.



6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾⁽²⁾	±2500	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 (3)	±1250	V	
	alcorlargo	Machine Model	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC). Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See (1)

	MIN	MAX	UNIT
Temperature range (T _A)	-40	85	°C
Supply voltage $(V_S = V^+ - V^-)$	4.5	12	V

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.

6.4 Thermal Information

		LMP8350	
THERMAL METRIC ⁽¹⁾			UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	150	°C/W

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. SPRA953.
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A) / \theta_{JA}$. All numbers apply for packages soldered directly onto a PC Board.



6.5 10-V Electrical Characteristics

Unless otherwise specified, all limits are ensured for T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , Fully differential input, V_S = +10 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted. (1)

	PARAMETER		TEST CONDITIONS ⁽²⁾	MIN ⁽³⁾	TYP(4)	MAX ⁽³⁾	UNIT
10-V DC	CHARACTERISTICS	1					
		I link a sure	T _A = 25°C		±0.6	±4	
		High power	At the temperature extremes			±4.05	
	Input offset voltage		T _A = 25°C		±0.08	±2	
Vos	(RTI)	Mid power	At the temperature extremes			±2.03	mV
			T _A = 25°C		±0.1	±2.5	
		Low power	At the temperature extremes			±2.52	
		High power			±0.8		
TCV _{OS}	Input offset voltage vs.temperature (5)	Mid power			±0.5		μV/°C
		Low power			±0.4		
		I Cabanana	T _A = 25°C			2	
		High power	At the temperature extremes			2.1	
	Input bias current	Mid power	T _A = 25°C			2.7	μА
I _B			At the temperature extremes			3.2	
		Low power	T _A = 25°C			3.5	
			At the temperature extremes			3.7	
	Open-loop gain	High power		65	90		
A _{VOL}		Mid power		72	130		dB
		Low power		74	114		
		HP at CMRR ≥ 73 dB		1.2		8.8	
CMVR	Common-mode voltage range (6)	MP at CMRR ≥ 83 dB		1.2		8.8	٧
		LP at CMRR ≥ 77 dB		1.2		8.8	
		DC, V _{OCM} = 0,VID =	0, ΔVcm = ±0.2 V, High power	75	90		
CMRR	Common-mode rejection ratio	Medium power		84	130		dB
		Low power		79	114		1
Z _{IND}	Differential input resistance	V _{CM} = mid-supply			0.48		МΩ
C _{IND}	Differential input capacitance	V _{CM} = mid-supply			1		pF
		High power	Low Swing	0.86	0.75	9.14	
		High power	High Swing	0.86	9.25	9.14	V
V	Output swing	Mid nower	Low Swing	0.85	0.74	9.15	
Vo	(single-ended)	Mid power	High Swing	0.85	9.26	9.15	
		Lowes	Low Swing	0.86	0.81	9.14	
		Low power	High Swing	0.86	9.19	9.14	

Product Folder Links: LMP8350

Submit Documentation Feedback

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No ensured specification of parametric performance is indicated in the electrical

tables under conditions of internal self-heating where $T_J > T_A$ For annotation brevity, "HP"=High Power, "MP"=Medium Power, "LP" =Low Power, "DIS"=Disabled or shut down, "SE"=Single Ended Mode, "DM"=Differential Mode. See Table 1 in Applications section for power setting details. It is also assumed R_G = R_{G1} = R_{G2}

Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using the Statistical Quality Control (SQC) method.

⁽⁴⁾ Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Drift Determined by dividing the change in parameter at temperature extremes by the total temperature change. Value is the worst case of Ta_{MIN} to 25°C and 25°C to Ta_{MAX}.

At amplifier inputs.



10-V Electrical Characteristics (continued)

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, Avcl = +1, $R_F = R_G = 1 \text{ k}\Omega$, Fully differential input, $V_S = +10 \text{ V}$, $R_L = 2 \text{ k}\Omega //20 \text{ pF}$ differentially, Input CMR and $V_{OCM} = \text{mid-supply}$ and HP mode unless otherwise noted. (1)

	PARAMETER	TES	T CONDITIONS ⁽²⁾	MIN ⁽³⁾	TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT
		Output shorted to mid-	Low Swing	-36	-65		
		supply ⁽⁷⁾ High power	High Swing	75	108		
	Short-circuit current	14 P	Low Swing	-26	-48		mA
SHORT	Short-circuit current	Medium power	High Swing	60	85		ША
			Low Swing	-6	-20		
		Low power	High Swing	15	36		
		High power			107		
PSRR	Power supply rejection ratio V _S ±10%	Mid power			118		dB
	VS 21070	Low power			124		
		V _{EN} = 8.75 ⁽⁸⁾	T _A = 25°C		15	18	
		V _{EN} = 8.75 ⁽⁻⁾	At the temperature extremes			20	
Is	Constitution of	V _{EN} = 6.25 ⁽⁸⁾	T _A = 25°C		8	10	A
	Supply current	V _{EN} = 6.25	At the temperature extremes			11	mA
		2.75(8)	T _A = 25°C		3	4	
		$V_{EN} = 3.75^{(8)}$	At the temperature extremes			5	
		Disable voltage threshold	(8)		< 1.65		V
DD.	Dower down made	Chutdaum aurrant	T _A = 25°C		0.75	0.9	A
PD	Power-down mode	Shutdown current	At the temperature extremes			0.95	mA
		Enable pin current			100		μΑ
	Enable time	High power			15		
t _{en}		Mid power			20		ns
		Low power			40		
10-V A	CHARACTERISTICS						
	Con all aires al la an desidable	High power			118		
SSBW	Small signal bandwidth 200 mVp-p differential	Mid power	Mid power		87		MHz
		Low power			31		
	Class and	High power			507		
SR	Slew rate 2 Vp-p differential ⁽⁹⁾	Mid power			393		V/µs
		Low power	Low power		178		
	Die etime	High power			3		
t _{rise}	Rise time 2 Vp-p differential	Mid power			3.9		ns
		Low power	Low power		9.7		
	F-11 4hrs -	High power			2.8		
t _{fall}	Fall time 2 Vp-p differential	Mid power			3.8		ns
		Low power			9.6		
	0.1% settling time	2-V step, $C_L = 20 \text{ pF}$ High power			20		
s	2 Vp-p	Mid power			25		ns
		Low power			38		
		High power			4.6		
e _n	Input referred voltage noise at 10 KHz	Mid power			4.8		nV/√H
	at 10 MIZ	Low power			8		

⁽⁷⁾ The short circuit test is a momentary test which applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can exceed the maximum allowable junction temperature of 150°C. Positive number (+) is sourcing, negative number (-) is sinking.

⁽⁸⁾ Enable voltage is referred to V– (negative supply voltage).

⁽⁹⁾ Slew Rate is the average of the rising and falling edges.



10-V Electrical Characteristics (continued)

Unless otherwise specified, all limits are ensured for T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , Fully differential input, V_S = +10 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted. (1)

	PARAMETER	Т	EST CONDITIONS ⁽²⁾	MIN ⁽³⁾ TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT
	Input referred current noise	f = 10 kHz High power		1.7	,	_
I _n	at 10 KHz	Mid power		1.1		pA/√Hz
		Low power		0.6	3	
		High power		0.000097%)	
THD+N	Total harmonic distortion + noise 3 Vp-p at 1 KHz	Mid power		0.000109%)	
	0 VP P dt 1 14.12	Low power		0.000185%)	
		High power		-124.7	′ –116	
I IDO	2 nd harmonic distortion 3 Vp-p, 1 KHz	Mid power		-122.8	3	dBc
	ο Vp p, 1 κτι2	Low power		-117.2	!	
HD2	2 nd harmonic distortion 6 Vp-p, 1 KHz	High power		-118.9)	
		Mid power		-117.6	;	dBc
		Low power		-114.7	•	
	3 rd harmonic distortion 3 Vp-p, 1 KHz	High power		-139.9	-126	
		Mid power		-141.9)	dBc
LIDO		Low power		-133.3	}	
HD3	3 rd harmonic distortion 6 Vp-p, 1 KHz	High power		-129.5	j	
		Mid power		-132.4	1	dBc
	ο γρ-ρ, τ κτι2	Low power		-129.4	1	
10-V V _O	CM INPUT CHARACTERISTICS					
		High power		4.8	3	
	V _{OCM} small signal bandwidth 200 mVp-p	Mid power		2.4	1	MHz
	200 mvp p	Low power		0.64	ļ	
	V _{OCM} gain			1		V/V
		High power		±1.62	2	
	V _{OCM} offset voltage	Mid power		±0.2		mV
		Low power		±0.43	}	
	V voltage range	All newer levels	Low Swing	1.8	3	
	V _{OCM} voltage range	ge All power levels High Swing		8.2	2	V
	V innut projets pro	All	Low Swing	30)	140
	V _{OCM} input resistance	All power levels	High Swing	mid-supply	,	ΚΩ



6.6 6.6-V Electrical Characteristics

Unless otherwise specified, all limits are ensured for $T_A = 25^{\circ}C$, Avcl = +1, $R_F = R_G = 1$ k Ω , Fully differential input, $V_S = +6.6$ V, $R_1 = 2$ k Ω //20 pF differentially, Input CMR and $V_{OCM} =$ mid-supply and HP mode unless otherwise noted. (1)

	PARAMETER	1	EST CONDITIONS ⁽²⁾	MIN ⁽³⁾	TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT
6.6-V D	C CHARACTERISTICS						
		T _A = 25°C			±0.3	±3.5	
		High power	At the temperature extremes			±3.54	
.,	Input offset voltage	NA: d married	T _A = 25°C		±0.1	±2.8	\/
Vos	(RTI)	Mid power	At the temperature extremes			±2.83	mV
		1	T _A = 25°C		±0.1	±2.5	
		Low power	At the temperature extremes			±2.52	
		High power			±0.7		
TCV _O	Input offset voltage vs.temperature ⁽⁵⁾	Mid power			±0.5		μV/°C
S	vs.temperature	Low power			±0.4		
			T _A = 25°C			1.4	
		High power	At the temperature extremes			2.4	
			T _A = 25°C			2.5	
I _B	Input bias current	Mid power	At the temperature extremes			3.0	μА
		Low power	T _A = 25°C			3.5	
			At the temperature extremes			3.7	
		High power		65	70		dB V
A_{VOL}	Open-loop gain	Mid power		73	76		
		Low power		72	75		
		HP at CMRR ≥ 68 dB		1.2		5.4	
CMVR	Common-mode voltage range (6)	MP at CMRR ≥ 63 dB		1.2		5.4	
		LP at CMRR ≥ 79 dB		1.2		5.4	
CMPP	Common-mode rejection ratio	DC, $V_{OCM} = 0$, $VID = 0$, $\Delta Vcm = \pm 0.2 V$ High power		70	85		
Civilatia	Common-mode rejection ratio	Mid power		86	117		dB
		Low power		81	113		
Z _{IND}	Differential input resistance	V _{CM} = mid-supp	ly		0.48		МΩ
C _{IND}	Differential input capacitance	V _{CM} = mid-supp	ly		1		pF
			Low Swing	0.84	0.77	5.76	
		High power	High Swing	0.84	5.83	5.76	
	Output swing	NA: donor	Low Swing	0.82	0.75	5.78	V
V _O	(single-ended)	Mid power	High Swing	0.82	5.83	5.78	
			Low Swing	0.83	0.77	5.77	
		Low power	High Swing	0.83	5.83	5.77	

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_{L,N}$ T_A .

(6) At amplifier inputs.

Submit Documentation Feedback

tables under conditions of internal self-heating where T_J > T_A

(2) For annotation brevity, "HP"=High Power, "MP"=Medium Power, "LP" =Low Power, "DIS"=Disabled or shut down, "SE"=Single Ended Mode, "DM"=Differential Mode. See Table 1 in Applications section for power setting details. It is also assumed R_G = R_{G1} = R_{G2}

⁽³⁾ Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using the Statistical Quality Control (SQC) method.

⁽⁴⁾ Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

⁽⁵⁾ Drift Determined by dividing the change in parameter at temperature extremes by the total temperature change. Value is the worst case of Ta_{MIN} to 25°C and 25°C to Ta_{MAX}.



6.6-V Electrical Characteristics (continued)

Unless otherwise specified, all limits are ensured for T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , Fully differential input, V_S = +6.6 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted.⁽¹⁾

	PARAMETER	TES	ST CONDITIONS ⁽²⁾	MIN ⁽³⁾	TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT	
		Output shorted to	Low Swing	-30	-49			
		mid-supply ⁽⁷⁾ High power	High Swing	54	83			
lauant	Short-circuit current		Low Swing	-19	-35		mA	
SHORT	Chort chedit current	Mid power	High Swing	40	64			
			Low Swing	-6	-15			
		Low power	High Swing	15	27			
		High power			111			
PSRR	Power supply rejection ratio V _S ±10%	Mid power			117		dB	
	VS ±1070	Low power			127			
		., 5 335 (8)	T _A = 25°C		14	16		
		$V_{EN} = 5.775^{(8)}$	At the temperature extremes			18		
	Cumply augrent	V 4.405 (8)	T _A = 25°C		7	9	_ν Λ	
l _S	Supply current	$V_{EN} = 4.125^{(8)}$	At the temperature extremes			10	mA	
		V 2 47E(8)	T _A = 25°C		2	3		
		$V_{EN} = 2.475^{(8)}$	At the temperature extremes			4		
		Disable voltage three	eshold ⁽⁸⁾		<1.225		V	
DD	Power-down mode			T _A = 25°C		0.55	0.65	mA
PD		Shutdown current	At the temperature extremes			0.7	IIIA	
		Enable pin current			40		μΑ	
		High power			18			
t _{en}	Enable time	Mid power	id power		22		ns	
		Low power			43			
6.6-V A	C CHARACTERISTICS			*		'		
		High power			116			
SSBW	Small signal bandwidth 200 mVp-p differential	Mid power			85		MHz	
	200 mvp-p dinerential	Low power			29			
		High power			488			
SR	Slew rate 2 Vp-p differential (9)	Mid power		376			V/µs	
	Z vp-p unierential.	Low power			166			
		High power			3.1			
t _{rise}	Rise time 2 Vp-p differential	Mid power			4.2		ns	
	2 vp-p unierential	Low power			10.4			
		High power			3.0			
t _{fall}	Fall time 2 Vp-p differential	Mid power			4.0		ns	
	2 γρ-ρ umerential	Low power			10.3			
	0.1% settling time	2-V step, C _L = 20 p High power	F		19			
t _s	2 Vp-p	Mid power			25		ns	
	2 v h-h	Low power		1			1	

⁽⁷⁾ The short circuit test is a momentary test which applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can exceed the maximum allowable junction temperature of 150°C. Positive number (+) is sourcing, negative number (-) is sinking.

⁽⁸⁾ Enable voltage is referred to V- (negative supply voltage).

⁽⁹⁾ Slew Rate is the average of the rising and falling edges.



6.6-V Electrical Characteristics (continued)

Unless otherwise specified, all limits are ensured for T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , Fully differential input, V_S = +6.6 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted. (1)

	PARAMETER	TE	ST CONDITIONS ⁽²⁾	MIN ⁽³⁾ TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT	
		High power		4.5			
e_n	Input referred voltage noise at 10KHz	Mid power		4.8		nV/√ Hz	
	at Torriz	Low power		8			
		High power		1.7			
In	Input referred current noise at 10KHz	Mid power		1.2		pA/√ Hz	
	at 101ti12	Low power		0.6			
	Total harmonic distortion +	High power		0.000098			
THD+ N	noise	Mid power		0.00011%			
IN	3 Vp-p at 1 KHz	Low power		0.000089			
		High power		-124.7			
	2 nd harmonic distortion 3 Vp-p, 1 KHz	Mid power		-122.8		dBc	
	3 VP-P, 1 KHZ	Low power		-117.2			
HD2		High power		-118.9			
	2 nd harmonic distortion 6 Vp-p, 1 KHz	Mid power		-117.6		dBc	
	ο vp-p, 1 KH2	Low power		-114.7			
		High power		-139.9			
	3 rd harmonic distortion 3 Vp-p, 1 KHz	Mid power		-141.9		dBc	
LIDO		Low power		-133.3			
HD3		High power		-121.4			
	3 rd harmonic distortion	Mid power		-125.3		dBc	
	6Vp-p, 1KHz	Low power		-124.5	-124.5		
6.6-V \	OCM INPUT CHARACTERISTICS	S		<u> </u>			
		High power		4.5			
	V _{OCM} small signal bandwidth 200mVp-p	Mid power		2.2		MHz	
	200πνρ-ρ	Low power		0.6			
	V _{OCM} gain			1		V/V	
		High power		±0.97			
	V _{OCM} offset voltage	Mid power		±0.43	±0.43		
		Low power		±0.89			
	·		Low Swing	1.2	1.2		
	V _{OCM} voltage range	All power levels	High Swing	5.4		V	
	M. Carried and C.	A.II	Low Swing	30	30		
	V _{OCM} input resistance	All power levels	High Swing	mid-supply		ΚΩ	



6.7 5-V Electrical Characteristics

Unless otherwise specified, all limits are ensured for T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , Fully differential input, V_S = +5 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted. (1)

	PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
5-V DC	CHARACTERISTICS							
		I limb marray	T _A = 25°C		±0.2	±3.2		
		High power	At the temperature extremes			±3.6		
V	Input offset voltage	Mid nower	T _A = 25°C		±0.1	±2.0	m)/	
V_{OS}	(RTI)	Mid power	At the temperature extremes			±2.3	mV	
		1	T _A = 25°C		±0.1	±2.0		
		Low power	At the temperature extremes			±2.3		
		High power			±0.7			
TCV _O	Input offset voltage vs.temperature (4)	Mid power			±0.5		μV/°C	
S		Low power			±0.4			
		I Pale a server	T _A = 25°C			1.5		
		High power	At the temperature extremes			1.6		
	lanut bina aumant	NA:-I	T _A = 25°C			2.5		
IB	Input bias current	Mid power	At the temperature extremes			3.0	μΑ	
			T _A = 25°C			3.5	5	
		Low power	At the temperature extremes			3.7		
A _{VOL}		High power		63	68			
	Open-loop gain	Mid power	Mid power				dB	
		Low power	68	75				
		HP at CMRR ≥ 6	1.15		3.85			
CMVR	Common-mode voltage range (5)	MP at CMRR ≥ 8	1.15		3.85	V		
		LP at CMRR ≥ 8	0 dB	1.15		3.85		
CMRR	Common-mode rejection ratio	DC, $V_{OCM} = 0.V$ $\Delta V cm = \pm 0.2 V$ High power					dB	
OWNER	Common mode rejection ratio	Mid power		87	114		QD.	
		Low power		82	114			
Z _{IND}	Differential input resistance	V _{CM} = mid-suppl	ly		0.48		МΩ	
C _{IND}	Differential input capacitance	V _{CM} = mid-suppl	ly		1		pF	
		Lligh name	Low Swing	0.82	0.77	4.18		
		High power	High Swing	0.82	4.23	4.18	3 3	
V	Output swing	Mid nower	Low Swing	0.82	0.75	4.18		
V _O	(single-ended)	Mid power	High Swing	0.82	4.25	4.18		
		Low power	Low Swing	0.83	0.77	4.17		
		Low power	High Swing	0.83	4.23	4.17		

Submit Documentation Feedback

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No ensured specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$ Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using the

Statistical Quality Control (SQC) method.

⁽³⁾ Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Drift Determined by dividing the change in parameter at temperature extremes by the total temperature change. Value is the worst case of Ta_{MIN} to 25°C and 25°C to Ta_{MAX}.

At amplifier inputs.



5-V Electrical Characteristics (continued)

Unless otherwise specified, all limits are ensured for T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , Fully differential input, V_S = +5 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted. (1)

	PARAMETER	TE	ST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT	
		Output shorted to	Low Swing	-25	-42			
		mid-supply ⁽⁶⁾ High power	High Swing	44	72			
I _{SHORT}	Short-circuit current	Midan	Low Swing	-16	-31		mA	
SHUKI	Chort direalt carront	Mid power	High Swing	34	57		1111	
		1	Low Swing	- 5	-13			
		Low power	High Swing	12	23			
		High power			117			
PSRR	Power supply rejection ratio V _S ±10%	Mid power			120		dB	
	V5 21070	Low power			111			
		V 4.275 ⁽⁷⁾	T _A = 25°C		13	15		
		$V_{EN} = 4.375^{(7)}$	At the temperature extremes			17		
	Cumply augrant	V 2.425 ⁽⁷⁾	T _A = 25°C		7	9	A	
I _S	Supply current	$V_{EN} = 3.125^{(7)}$	At the temperature extremes			10	mA)	
		V _{EN} = 1.875 ⁽⁷⁾	T _A = 25°C		2	3		
		$V_{EN} = 1.875^{(7)}$	At the temperature extremes			4		
		Disable voltage three	eshold ⁽⁷⁾		<1.025		V	
DD	Power-down mode		T _A = 25°C		0.50	0.85	A	
PD	rower-down mode	Shutdown current	At the temperature extremes			0.90	mA	
		Enable pin current			15		μΑ	
		High power		20				
t _{en}	Enable time	Mid power		22		ns		
		Low power			50			
5-V AC	CHARACTERISTICS			•				
		High power			114.5			
SSBW	Small signal bandwidth 200 mVp-p differential	Mid power			84	84		
	200 mvp p amoromai	Low power			28			
		High power			476			
SR	Slew rate 2 Vp-p differential (8)	Mid power			366		V/µs	
	2 vp p amoromai	Low power			160			
		High power			3.2			
t _{rlse}	Rise time 2 Vp-p differential	Mid power			4.3		ns	
	2 vp p amoromai	Low power			10.8			
	- u u	High power	'					
t _{fall}	Fall time 2 Vp-p differential	Mid power					ns	
	= . p p amoronium	Low power			10.7			
	0.1% settling time	2-V step, C _L = 20 p High power	F		19			
ts	0.1% settling time 2 Vp-p	Mid power			24		ns	
		Low power			48			

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated

⁽⁶⁾ The short circuit test is a momentary test which applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can exceed the maximum allowable junction temperature of 150°C. Positive number (+) is sourcing, negative number (-) is sinking.

⁽⁷⁾ Enable voltage is referred to V- (negative supply voltage).

⁽⁸⁾ Slew Rate is the average of the rising and falling edges.



5-V Electrical Characteristics (continued)


Unless otherwise specified, all limits are ensured for T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , Fully differential input, V_S = +5 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted. (1)

	PARAMETER	TI	EST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT		
		f = 10 kHz High power			4.5				
e _n	Input referred voltage noise	Mid power			4.8		nV/√Hz		
		Low power			8				
_		f = 10 kHz High power			1.8		pA/√Hz		
I _n	Input referred current noise	Mid power	Mid power			1.2			
		Low power			0.6				
		High power			0.000107 %				
THD+ N	Total harmonic distortion + noise 3 Vp-p at 1 KHz	Mid power			0.000114 %				
	5 VP P at 1 1(1)2	Low power			0.000192 %				
	ad	High power			-125.3				
HD2	2 nd harmonic distortion 3 Vp-p, 1 KHz	Mid power			-122.6		dBc		
	0 . p p; 1 13112	Low power			-117.0				
		High power		-125.5					
HD3	3 rd harmonic distortion 3 Vp-p, 1 KHz	Mid power		-130.0		dBc			
	5 V β β, 1 1012	Low power			-128.7				
5-V V _O	CM INPUT CHARACTERISTICS	<u>.</u>		-					
		High power			4.4				
	V _{OCM} small signal bandwidth 200 mVp-p	Mid power			2.2		MHz		
	200 111 0 0	Low power			0.56				
	V _{OCM} gain				1		V/V		
		High power			±0.46				
	V _{OCM} offset voltage Mid power				±0.53		mV		
		Low power			±0.11				
	Vvoltago rango	All power levels	Low Swing		1.15		.,		
	V _{OCM} voltage range	All power levels	High Swing		3.85		V		
			Low Swing		30				
	V _{OCM} input resistance	All power levels	High Swing		mid- supply		ΚΩ		



6.8 Typical Characteristics

Unless otherwise specified, T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , fully differential input, V_S = +10 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted.




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated



Unless otherwise specified, T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , fully differential input, V_S = +10 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted.




Copyright © 2011–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Unless otherwise specified, T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , fully differential input, V_S = +10 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted.




Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated




Unless otherwise specified, T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , fully differential input, V_S = +10 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted.



Submit Documentation Feedback



Unless otherwise specified, T_A = 25°C, Avcl = +1, R_F = R_G = 1 k Ω , fully differential input, V_S = +10 V, R_L = 2 k Ω //20 pF differentially, Input CMR and V_{OCM} = mid-supply and HP mode unless otherwise noted.



Submit Documentation Feedback




7 Detailed Description

7.1 Overview

The LMP8350 is a fully-differential voltage feedback amplifier designed to drive precision differential ADC converters. The LMP8350, though fully integrated for ultimate balance and distortion performance, functionally provides three channels. Two of these channels are the V⁺ and V⁻ signal path channels, which function similarly to inverting mode operational amplifiers and are the primary signal paths.

The third *channel* is the common-mode (V_{OCM}) feedback circuit. This is the circuit that sets the output common mode as well as driving the V^+ and V^- outputs to be equal magnitude and opposite phase, even when only one of the two input channels is driven. The common-mode feedback circuit allows for single-ended to differential operation. The output common-mode voltage is set by applying the appropriate voltage to the V_{OCM} pin.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Full Bandwidth Limitations

Although the LMP8350 has a unity gain bandwidth of over 200 MHz, it is primarily intended for lower sample rate, high-precision ADCs with baseband analog input signal bandwidths in the DC to <1 MHz range (not to be confused with sampling rate). The high open-loop bandwidth of the LMP8350 is used to provide ultra low distortion and fast settling times. Maximum power bandwidth is limited by the internal output common-mode feedback path, which is limited to 1 MHz to 5 MHz. Operation with input signals above 1 MHz with near full output swings can cause random shifts in the output common mode and possible AC instabilities. For this reason, the LMP8350 is not intended to be used wide bandwidth (> 1 MHz) signal paths. Single-ended inputs rely on the common-mode signal path and will have a bandwidth limited to that of the internal common-mode buffer.

7.3.2 ESD Protection

The LMP8350 is protected against electrostatic discharge (ESD) on all pins. The LMP8350 will survive 2000-V human body model and 200-V machine model events. Under normal operation, the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMP8350 is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Using the shutdown mode is one way to conserve power and still prevent unexpected operation.



7.4 Device Functional Modes

7.4.1 Enable Pin and Power Mode Selection

The LMP8350 is equipped with a four-level enable (EN) pin to select one of three power modes or shutdown. These modes are selected by applying the appropriate voltage to the EN pin.

Each power level has a corresponding performance level. The high power mode will have the best overall BW and distortion performance, but at the cost of higher supply current and some DC accuracy. The low power mode has the lowest supply current, but with a noticeable loss of AC performance and output drive capabilities. The mid-power mode provides the best balance of AC and precision DC specifications. In disable mode, the amplifier is shutdown and the output stage goes into a high impedance state. Table 1 summarizes these performance trade-offs.

-3dB BW HD₂ NOISE **TYP VOS** SR MODE ٧s (MHz) (dBc) (nV/Hz) $(V/\mu S)$ (mV) 10 118 -124.74.6 507 0.6 High 116 -124.74.5 488 0.3 6.6 5 114 -125.54.5 476 0.2 10 87 -122.84.8 393 0.08 Med 6.6 85 -122.84.8 376 0.1 4.8 5 84 -122.6366 0.1 10 31 -117.28 178 0.1 6.6 29 -117.28 166 Low 0.1 5 28 -1178 160 0.1

Table 1. Performance vs. Power Mode Summary

To set the mode, internally the voltage at the EN pin is compared against the total supply voltage (V_S) and sets the current consumption as shown in the table below. The EN pin voltage is referenced to the V- pin.

V _{EN} (V _S = V+ - V-)	POWER MODE	V _{EN} AT 10 V	V _{EN} AT 6.6 V	V _{EN} AT 5 V	I _S mA
7/8 × V _S	High	8.75	5.775	4.375	13 to 15
5/8 × V _S	Med	6.25	4.125	3.125	7 to 9
$3/8 \times V_S$	Low	3.75	2.475	1.875	2 to 3
1/8 × V _S	Disable	1.25	0.825	0.625	< 1

Table 2. Enable Pin Mode Selection

The enable pin should not be allowed to float. If the enable pin is not used it can be tied to V+ to select the high power mode or set with two resistors.

Each power setting has a ±400-mV tolerance at each level, though TI recommends to keep the set voltage within the center of the range as performance may vary near the transition zones.

During shutdown, both outputs are in a high impedance state, so the feedback and gain set resistors will then set the input and output impedance of the circuit. For this reason input to output isolation will be poor in the disabled state.

The voltage at the EN pin can be generated with a resistive voltage divider or a buffer connected to a voltage source or a DAC. Figure 34 shows how to generate EN voltage with a resistive voltage divider.



Values of R_A and R_B can be calculated to achieve the voltages in Table 2, however their sum should be below 50 k Ω to keep the voltage at the enable pin stable. Recommended values for R_A and R_B are given in Table 3.

		I A aaB		
MODE	10 V	6.6 V	5 V	V _{EN}
High Power	$R_A = 0$ $R_B = inf$	$R_A = 0$ $R_B = inf$	$R_A = 0$ $R_B = inf$	> 7/8 V _S
Mid Power	R _A = 18 K R _B = 30 K	R _A = 18 K R _B = 30 K	R _A = 18 K R _B = 30 K	5/8 V _S
Low Power	R _A = 33 K R _B = 18 K	R _A = 33 K R _B = 18 K	R _A = 33 K R _B = 18 K	3/8 V _S
Shutdown	$R_A = Inf$ $R_B = 0$	$R_A = Inf$ $R_B = 0$	$R_A = Inf$ $R_B = 0$	< 1/8 V _S

Table 3. Recommended R_A and R_B for Mode Selection

7.4.2 V_{OCM} Pin and Output Common-Mode Setting

Output common-mode voltage is set by the V_{OCM} pin. Both outputs will be offset in the same direction (phase) by an amount equal to the applied V_{OCM} voltage.

The V_{OCM} pin, if left unconnected, will self-bias to mid-supply. Two internal 60-k Ω resistors set this midpoint. These resistors are shown in Figure 28.




Figure 28. V_{OCM} Internal Bias Circuit

The equivalent resistance looking into the V_{OCM} pin will look like 30 k Ω to mid-supply, plus about ± 700 nA for internal base currents (which scales with power mode and supply current). If left floating, the V_{OCM} input should be bypassed to ground with a 0.1- μ F ceramic capacitor.

If a different output common-mode voltage is desired, the V_{OCM} pin should be driven by a clean, low impedance source to override the internal divider resistors. The V_{OCM} pin should be bypassed to ground with a 0.1- μ F ceramic capacitor. It should be noted that any signal or noise-coupling into the V_{OCM} will be passed as common-mode noise and may result in the loss of dynamic range, degraded CMRR, degraded balance and higher distortion. The V_{OCM} pin is primarily intended as a DC bias path and is not intended for use as a signal path.

For applications that can tolerate slight shifts in the V_{OCM} voltage over temperature, it is also possible to use a single resistor to program the V_{OCM} voltage by paralleling one of the internal resistors to change the ratio.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Fully-Differential Operation

The LMP8350 will perform best when used with split supplies and in a fully-differential configuration. See Figure 29 for recommend circuits.




Figure 29. Typical Fully-Differential Application

The circuit shown in Figure 29 is a typical fully-differential application as might be used to drive a Sigma Delta ADC. In this circuit, closed-loop gain is calculated by Equation 1:

$$(A_V) = V_{OUT}/V_{IN} = R_F/R_G$$

where

•
$$R_F = R_{F_1} = R_{F_2}$$
 and $R_G = R_{G_1} = R_{G_2}$ (1)

For all the applications in this data sheet, V_{IN} is presumed to be the voltage presented to the circuit by the signal source. For differential signals this will be the difference of the signals on each input (which will be double the magnitude of each individual signal), while in single-ended inputs it will just be the driven input signal.

When fed with a differential signal, the LMP8350 provides excellent distortion, balance and common-mode rejection, provided the resistors R_F , R_G and any input termination resistors (R_T) are well-matched and strict symmetry is observed in board layout. With a DC CMRR of over 80 dB, the DC and low frequency CMRR of most circuits will be dominated by the external resistor matching and board trace resistance. At low distortion levels, board layout symmetry and supply bypassing become a factor as well. It is assumed throughout this document that $R_{F1} = R_{F2}$ and $R_{G1} = R_{G2}$ for maximum channel symmetry

Precision resistors of at least 0.1% accuracy or better are recommended and careful board layout will also be required for optimum performance.

Operation with R_F feedback resistors as low as 300 Ω is possible in the high and medium power modes. This will slightly improve the noise and bandwidth results. However, feedback resistors with R_F values of less than 1 K Ω should be avoided in the low power mode due to the reduced output drive current capabilities. If low value resistors (< 300 Ω) must be used in the low power mode, the maximum output swing will need to be limited.

The resistors R_O help keep the amplifier stable when presented with a load C_L , as is common when driving an analog to digital converter (ADC).



Application Information (continued)




Figure 30. Fully-Differential Cable Driver

With up to 15 V_{PP} differential output voltage swing and 80 mA of linear drive current, the LMP8350 makes an excellent precision cable driver as shown in Figure 30. The LMP8350 is also suitable for driving differential cables from a single-ended source.

8.1.2 Single Supply Operation

As shown in Figure 31, the input common-mode voltage is less than the output common voltage. It is set by current flowing through the feedback network from the device output. The input common-mode voltage range places constraints on gain settings. The input common-mode voltage is calculated in Equation 2. Possible solutions to this limitation include AC coupling the input signal, using split power supplies and limiting stage gain. AC coupling with single-supply is shown in Figure 32.

$$V_{ICM}$$
= Input common-mode voltage = $(V_{IN}^+ + V_{IN}^-)/2$. (2)




Figure 31. Relating A_V to Input/Output Common-Mode Voltages

In Figure 31 the differential closed loop gain is = $A_V = R_F/R_G$.

NOTE

In single-ended to differential operation V_{IN} is measured single ended while V_{OUT} is measured differentially. This means that gain is really one-half, or 6 dB, less when measured on either of the output pins separately.



Application Information (continued)




Figure 32. AC Coupled for Single-Supply Operation

8.1.3 Driving Analog to Digital Converters

Analog to digital converters (ADC) present challenging load conditions. They typically have high impedance inputs with large and often variable capacitive components. As well, there are usually current spikes associated with switched capacitor or sample and hold circuits. Figure 33 shows a typical circuit for driving an ADC. The two resistors serve to isolate the capacitive loading of the ADC from the amplifier and ensure stability. In addition, the resistors form part of a lowpass filter which helps to provide anti alias and noise reduction functions. The C_S capacitor helps to smooth the current spikes associated with the internal switching circuits of the ADC and also are a key component in the lowpass filtering of the ADC input. The capacitor should be a low distortion capacitor, such as an NPO, to avoid causing significant distortion terms. In the circuit of Figure 33, the cutoff frequency of the filter is calculated by Equation 3. This should be slightly less than the sampling frequency.

$$1/(2 \times \pi \times (R_{ISO1} + R_{ISO2}) \times (C_S + C_{CONVERTER})) \tag{3}$$

NOTE

The ADC input capacitance must be factored into the frequency response of the input filter. Also as shown in Figure 33, the input capacitance to many ADCs is variable based on the clock cycle. For lower-speed, precision ADC's, the external cap is generally sized to ten times the internal sampling capacitor value. See the data sheet for your particular ADC for details.




Figure 33. Driving an ADC



Application Information (continued)

The amplifier and ADC muist be located as close together as possible. Both devices require that the filter components be in close proximity to them. The amplifier needs to have minimal parasitic loading on the output traces, and the ADC is sensitive to high-frequency noise that may couple in on its input lines. Some high performance ADCs have an input stage that has a bandwidth of several times its sample rate. The sampling process results in all input signals presented to the input stage mixing down into the Nyquist range (DC to Fs/2). See AN-236 (SNAA079) for more details on the subsampling process and the requirements this imposes on the filtering necessary in your system.

8.1.4 Capacitive Drive

As noted in the *Driving Analog to Digital Converters* section, capacitive loads should be isolated from the amplifier output with small valued resistors. This is particularly the case when the load has a resistive component that is $500~\Omega$ or higher. A typical ADC has capacitive components of around 8 to 18 pF, and the resistive component could be $1000~\Omega$ or higher. If driving a transmission line, such as a twisted pair, using matching resistors will be sufficient to isolate any subsequent capacitance.

8.2 Typical Application

Figure 34 shows a typical application where an LMP8350 is used to produce a differential signal from a single-ended source.




Figure 34. Single-Ended in Differential Out

8.2.1 Design Requirements

Compared to a differential input, using a single-ended input will reduce gain by 1/2, so that the closed-loop gain will be calculated by Equation 4:

$$Gain = A_v = 0.5 \times R_F / R_G \tag{4}$$

In single-ended input operation the output common-mode voltage is set by the V_{OCM} pin. Also, In this mode the common-mode feedback circuit must recreate the signal that is not present on the unused differential input pin. The common-mode feedback circuit is responsible for ensuring balanced output with a single-ended input.

Balance error is defined as the amount of input signal that couples into the output common mode. It is measured as the undesired output common-mode swing divided by the signal on the input. Balance error can be caused by either a channel to channel gain error, or phase error. Either condition will produce a common-mode shift. The overall bandwidth is limited due to the $V_{\rm OCM}$ buffer bandwidth limitations in this configuration.

Supply and V_{OCM} pin bypassing are also critical in this mode of operation.

8.2.2 Detailed Design Procedure

For a single-ended input differential output configuration Figure 34, component value selection is dictated by the gain and input resistance desired. Figure 35 shows the OUT+ and OUT- relative to the single ended voltage signal input +. Depending on the feedback resistor values, the amplitude gain of the OUT+ and OUT- will vary.

Copyright © 2011–2015, Texas Instruments Incorporated



Typical Application (continued)

8.2.3 Application Curve




Figure 35. Single-Ended In Differential Out Amplitude vs Time Waveform

Submit Documentation Feedback



9 Power Supply Recommendations

9.1 Power Supply and V_{OCM} Bypassing

The LMP8350 requires supply bypassing capacitors as shown in Figure 36 and Figure 37 for fastest settling time and overall stability.




Figure 36. Split-Supply Bypassing Capacitors

The 0.01-µF and 0.1-µF capacitors should be leadless surface mount (SMT) ceramic capacitors and should be no more than 3 mm from the supply pins. The SMT capacitors should be connected directly to a ground plane. Thin traces or small vias will reduce the effectiveness of bypass capacitors.




Figure 37. Single-Supply Bypassing Capacitors

Also shown in Figure 36 and Figure 37 is a capacitor from the V_{OCM} pin to ground. The V_{OCM} pin sets the output common-mode voltage. Any noise on this input is transferred directly to the output. The V_{OCM} pin should be bypassed even if the pin in not used. There is an internal resistive divider on chip to set the output common-mode voltage to the midpoint of the supply pins. The impedance looking into this pin is approximately 30 k Ω . If a different output common-mode voltage is desired drive this pin with a clean, accurate voltage reference.



10 Layout

10.1 Layout Guidelines

While the main signal path frequencies may be fairly low, the ultra low distortion and settling time specifications rely on wide internal bandwidths. Precautions usually taken for high-speed amplifiers should be followed to maintain the best settling times and lowest distortion specifications. In order to get maximum benefit from the differential circuit architecture, board layout and component selection is very critical. The circuit board should have low a inductance ground plane and well bypassed broad supply lines. External components should be leadless surface mount types. The feedback network and output matching resistors should be composed of short traces and precision resistors (0.1%). The output matching resistors should be placed within 3-4 mm of the amplifier as should the supply bypass capacitors.

The LMP8350 is sensitive to parasitic capacitances on the outputs. Ground and power plane metal should be removed from beneath the amplifier and from beneath R_F and R_G .

With any differential signal path symmetry is very important. Even small amounts of asymmetry will contribute to distortion and balance errors. Special attention should be paid to where the bypass capacitors are grounded, as this also affects settling and distortion performance.

The LMH730154 evaluation board is an example of good layout techniques. Evaluation boards are available for purchase through the product folder on TI's website.

10.2 Layout Example




Figure 38. Layout Example



10.3 Power Dissipation

The LMP8350 is optimized for maximum performance in the small form factor of the standard SOIC package, and is essentially a dual-channel amplifier. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the T_{JMAX} of 150°C is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMP8350:

1. Calculate the quiescent (no-load) power using Equation 5 (Be sure to include any current through the feedback network if V_{OCM} is not mid-rail.):

$$P_{AMP} = I_{CC} \times (V_S)$$

where

•
$$V_S = V^+ - V^-$$
. (5)

2. Calculate the RMS power dissipated in each of the output stages using Equation 6:

$$P_D$$
 (rms) = rms (($V_S - V^+_{OUT}$) × I^+_{OUT}) + rms (($V_S - V^-_{OUT}$) × I^-_{OUT})

where

- V_{OUT} and I_{OUT} are the voltage and the current measured at the output pins of the differential amplifier as if they
 were single ended amplifiers and V_S is the total supply voltage.
- 3. Calculate the total RMS power: $P_T = P_{AMP} + P_D$.

The maximum power that the LMP8350 package can dissipate at a given temperature can be derived from Equation 7:

$$P_{MAX} = (150^{\circ} - T_{AMB})/\theta_{JA}$$

where

- T_{AMB} = Ambient temperature (°C)
- and θ_{JA} = Thermal resistance, from junction to ambient, for a given package (°C/W). For the SOIC package θ_{JA} is 150°C/W.

NOTE

If V_{OCM} is not 0 V then there will be quiescent current flowing in the feedback network. This current should be included in the thermal calculations and added into the quiescent power dissipation of the amplifier.

10.4 Evaluation Board

Generally, a good high-frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 (SNOA367) for more information). Texas Instruments suggests the following evaluation boards in Table 4 as a guide for high-frequency layout and as an aid in device testing and characterization:

Table 4. Evaluation Board Guide

DEVICE	PACKAGE	EVALUATION BOARD PART NUMBER
LMP8350MA	SOIC	LMH730154



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Absolute Maximum Ratings for Soldering, SNOA549
- AN-236 An Introduction to the Sampling Theorem, SNAA079
- OA-15 Frequent Faux Pas in Applying Wideband Current Feedback Amplifiers, SNOA367

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

LMP, E2E are trademarks of Texas Instruments. PowerWise is a trademark of National Semiconductor Corporation. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
LMP8350MA/NOPB	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMP83 50MA
LMP8350MA/NOPB.A	Active	Production	SOIC (D) 8	95 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMP83 50MA
LMP8350MAX/NOPB	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMP83 50MA
LMP8350MAX/NOPB.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LMP83 50MA

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.




PACKAGE OPTION ADDENDUM


www.ti.com 10-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP8350MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 23-May-2025




*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	LMP8350MAX/NOPB	SOIC	D	8	2500	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMP8350MA/NOPB	D	SOIC	8	95	495	8	4064	3.05
LMP8350MA/NOPB.A	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025