LS668 . . . SYNCHRONOUS UP/DOWN DECADE COUNTERS (LS669 . . . SYNCHRONOUS UP/DOWN BINARY COUNTERS


Programmable Look-Ahead Up/Down Binary/Decade Counters


- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Buffered Outputs

ТҮРЕ		MAXIMUM	TYPICAL	
	COUNTING	COUNTING COUNTING		
	UP	DOWN	DISSIPATION	
'LS 668, 'LS 669	32 MHz	32 MHz	100 mW	


description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'LS668 are decade counters and the 'LS669 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.





SN54LS668, SN54LS669 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse when the count is maximum counting up or zero counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable P, enable T, load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The 'LS668 and 'LS669 are completely new designs. Compared to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time, reduced input currents I_IH and I_IL, and all buffered outputs.



Pin numbers shown are for D, J, N, and W packages.

logic diagram (positive logic) SN54LS668, SN74LS668, DECADE COUNTERS CLOCK (2) (14) QA U/D (1) LOAD (9) ENABLE (7) ENABLE (10) (13)_{QB} DATA A (3) DATA B (4) (12) Q_C DATA C (5) (11)_{OD} DATA D (6) (15) RCO



logic diagram (positive logic) (continued)

Pin numbers shown are for D, J, N, and W packages.

SN54LS669, SN74LS669, BINARY COUNTERS CLOCK (2) (14)_{QA} U/D (1) LOAD (9) ENABLE (7) ENABLE (10) (13) QB DATA A (3) DATA B (4) (12) QC DATA C (5) (11) QD DATA D (6) (15) RCO




'LS668 DECADE COUNTERS

typical load, count, and inhibit sequences


Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12






'LS669 BINARY COUNTERS

typical load, count, and inhibit sequences


Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen





[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		
Input voltage		
Operating free-air temperature range:	SN54LS668, SN54LS669	0
	SN74LS668, SN74LS669) 0°C to 70°C
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

				68 69	SN SN	UNIT		
		MIN	NOM	MAX,	MIN	NOM	MAX	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH			-400			-400	μА	
Low-level output current, IOL			4			8	mA	
Clock frequency, fclock	0		25	0		25	MHz	
Width of clock pulse, tw(clock) (high or low) (see	Figure 1)	20			20			ns
	Data inputs A, B, C, D	25			25			
Setup time, t _{su} (see Figure 1)	ENP or ENT	40			40			l
	LOAD	30			30			ns
	U/D				45			
Hold time at any input with respect to clock, th (see Figure 1)					0			ns
Operating free-air temperature, TA		-55		125	0		70	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]			154LS6 154LS6		SN74LS668 SN74LS669			UNIT
					MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	1
VIH High-level input voltage					2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			-1.5			-1.5	V
VOH High-level output voltage			V _{CC} = MIN, V _{IL} = V _{IL} max,	***	2.5	3.4		2.7	3.4		V
VOL Low-level output voltage		e	V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
OL		V _{IL} = V _{IL} max	10 L = 8 mA					0.35	0.5	'	
	Input current	A, B, C, D, P, U/D					0.1			0.1	
41 -	at maximum	Clock, T	VCC = MAX,	V ₁ = 7 V			0.1			0,1	mA
	input voltage	LOAD					0.2			0.2	1
	High-level	A, B, C, D, P, U/D					20			20	
ΉΗ	input current	Clock, T	VCC = MAX,	$V_1 = 2.7 V$			20			20	μΑ
	mpat carrent	LOAD					40			40	1
	Low-level	A, B, C, D, P, U/D					-0.4			-0.4	
IIL .	input current	Clock, T	VCC = MAX,	$V_i = 0.4 V$			0.4			-0.4	mA
	input current	LOAD					-0.8			-0.8	1
los	Short-circuit output cur	rent §	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current		V _{CC} = MAX,	See Note 2		20	34		20	34	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	METER TO TEST CONDITIONS (INPUT)		MIN	TYP	MAX	דומט	
fmax				25	32	***************************************	MHz
^t PLH	CLK	RCO			26	40	
tPHL	OLIK	1100	0 - 15 - 5		40	60	ns
^t PLH	CLK	Any	C _L = 15 pF,		18	27	
^t PHL	CLK	a	$R_L = 2 k\Omega$,		18	27	ns
^t PLH	ENT	RCO	See Figures 2 and 3		11	17	
^t PHL	ENI	l noo			29	45	ns
tPLH#		RCO	1		22՝	35	
tPHL#	U/D	HCO			26	40	ns

[¶] f_{max} = Maximum clock frequency.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: 1_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.


tplH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

[#] Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) .						
Input voltage	SN54LS668, SN54LS669	 		 		-55°C to 125°C
	SN74LS668, SN74LS669	 		 	 	. 0°C to 70°C
Storage temperature range		 • •	• •	 	 •	-65 C to 150 C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS668 SN54LS669			SN SN	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-400			-400	μΑ	
Low-level output current, IOL			4			8	mA	
Clock frequency, f _{clock}	0		25	0		25	MHz	
Width of clock pulse, tw(clock) (high or lov	v) (see Figure 1)	20			20			ns
	Data inputs A, B, C, D	25			25			
Setup time, t _{su} (see Figure 1)	ENP or ENT	40			40			ns
Setup time, isu (see Figure 1)	LOAD	30			30] '''
	U/D	45			45			
Hold time at any input with respect to clock, th (see Figure 1)					0			ns
Operating free-air temperature, TA				125	0		70	°c



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]			54LS66		SN74LS668 SN74LS669			UNIT
					MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I ₁ = -18 mA			-1.5			-1.5	V
VOH High-level output voltage			V _{CC} = MIN, V _{IL} = V _{IL} max,		2.5	3.4		2.7	3.4		٧
	N. La		V _{CC} = MIN,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	VOL Low-level output voltag	е	V _{IH} = 2 V, V _{IL} = V _{IL} max	10L = 8 mA					0.35	0.5	
	Input current	A, B, C, D, P, U/D					0.1			0.1	
11	at maximum	Clock, T	VCC = MAX,	V ₁ = 7 V			0.1			0.1	mA
	input voltage	LOAD					0.2			0.2]
	11'-l- 11	A, B, C, D, P, U/D					20			20	
Itн	High-level	Clock, T	V _{CC} = MAX,	$V_1 = 2.7 V$			20			20	μΑ
	input current	LOAD					40			40	
	I a series	A, B, C, D, P, U/D					-0.4			-0.4	
11L	Low-level	Clock, T	V _{CC} = MAX,	V _I = 0.4 V			-0.4		-(mA:
	input current	LOAD					-0.8			-0.8	
los	Short-circuit output cur	rent§	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current		VCC = MAX,	See Note 2		20	34		20	34	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				25	32		MHz
tPLH .	CLK	RCO	1		26	40	ns
tPHL	CLN	1100	C: = 15 pE		40	60	
tPLH	Any C _L = 15 pF,			18	27	ns	
^t PHL	CLK	Q	R _L = 2 kΩ, See Figures 2 and 3		18	27	113
[†] PLH	ENT	RCO	See Figures 2 and 3		11	17	ns
[†] PHL	FINI	1100			29	45] "
tPLH#	=	RCO	1		22	35	ns
t _{PHL} #	U/D	ACO .			26	40	7 113

[¶] f_{max} = Maximum clock frequency.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V, } T_{A} = 25^{\circ}\text{C.}$


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.


[#] Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.



NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; $t_r \leq$ 15 ns, $t_f \leq$ 6 ns.

B. $V_{ref} = 1.3 V$.

FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; $t_r \leq$ 15 ns, $t_f \leq$ 6 ns.

- B. tp_H and tpH_ from enable T input to ripple carry output assume that the counter is at the maximum count (Q_A and Q_D high for 'LS668, all Q outputs high for 'LS669).
- C. $V_{ref} = 1.3 V$.
- D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668, or 15 for 'LS669) the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT



PARAMETER MEASUREMENT INFORMATION



UP-COUNT VOLTAGE WAVEFORMS

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{OUt} \approx 50 Ω , t_r \leq 15 ns, t_f \leq 6 ns. Vary PRR to measure f_{max}.

- B. Outputs Q_D and carry are tested at t_{n+10} for the 'LS668, and at t_{n+16} for the 'LS669, where t_n is the bit-time when all outputs are low.
- C. $V_{ref} = 1.3 V$.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
							` '		
SN54LS669J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS669J
SN54LS669J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS669J
SNJ54LS669J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS669J
SNJ54LS669J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS669J

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025