

# 5-V TTL-to-Differential PECL Translator

Check for Samples: SN65ELT20

### **FEATURES**

- 1.25-ns Maximum Propagation Delay
- Operating Range: V<sub>CC</sub> = 4.2 V to 5.7 V With GND = 0 V
- Flow-Through Pinout Enables Easy Layout
- Built-In Temperature Compensation
- Drop-In Compatible With MC10ELT20, MC100ELT20

### **APPLICATIONS**

- Data and Clock Transmission Over Backplane
- Signaling Level Conversion for Clock or Data


#### DESCRIPTION

The SN65ELT20 is a TTL-to-differential PECL translator. It operates on a 5-V supply and ground only. The output is undetermined when the inputs are left floating. The low output skew makes the device an ideal solution for clock or data signal translation.

The SN65ELT20 is housed in an industry-standard SOIC-8 package and is also available in a TSSOP-8 package.

#### PINOUT ASSIGNMENT

D-8, DGK-8 Package (Top View)



**Table 1. Pin Description** 

PIN	FUNCTION
D	TTL input
$Q,\overline{Q}$	PECL outputs
V <sub>CC</sub>	Positive supply
GND	Ground

# ORDERING INFORMATION(1)

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH
SN65ELT20D	SN65ELT20	SOIC	NiPdAu
SN65ELT20DGK	SN65ELT20	SOIC-TSSOP	NiPdAu

(1) Leaded device options not initially available; contact a sales representative for further details.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **ABSOLUTE MAXIMUM RATINGS**(1)

PARAMETER	CONDITIONS	VALUE	UNIT
Absolute PECL-mode supply voltage	V <sub>CC</sub> (GND = 0 V)	6	V
V <sub>IN</sub> input voltage	GND = 0 V; V <sub>I</sub> ≤ V <sub>CC</sub>	6	V
Output current	Continuous	50	mA
Output current	$V_{CC}$ (GND = 0 V) 6 GND = 0 V; $V_1 \le V_{CC}$ 6	mA	
Operating temperature range	•	-40 to 85	°C
Storage temperature range		-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **POWER DISSIPATION RATINGS**

PACKAGE	CIRCUIT-BOARD MODEL	POWER RATING T <sub>A</sub> < 25°C (mW)	THERMAL RESISTANCE, JUNCTION-TO-AMBIENT, NO AIRFLOW	DERATING FACTOR  T <sub>A</sub> > 25°C  (mW/°C)	POWER RATING T <sub>A</sub> = 85°C (mW)
0010	Low-K	719	139	7	288
SOIC	High-K	840	119	8	336
COIC TECOD	Low-K	469	213	5	188
SOIC-TSSOP	High-K	527	189	5	211

### THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT		
0	hundian to be and the armal marietanes	SOIC	79	9 <b>C</b> / M		
$\theta_{JB}$	Junction-to-board thermal resistance	SOIC-TSSOP	120	°C/W		
0	lunction to cope thermal registeres	SOIC	98	°C/W		
$\theta_{JC}$	Junction-to-case thermal resistance	SOIC-TSSOP	74	T C/VV		

### **KEY ATTRIBUTES**

CHARACTERISTIC	VALUE
Maisture assettivity lavel	SO-8: Level 1
Moisture sensitivity level	TSSOP-8: Level 3
Flammability rating (oxygen index: 28 to 34)	UL 94 V-0 at 0.125 in
ESD—human body model	>4 kV
ESD—machine model	200 V
ESD—charged-device model	2 kV
Meets or exceeds JEDEC Spec EIA/JESD78 latchup test	



# PECL DC CHARACTERISTICS(1) (V<sub>CC</sub> = 5 V; GND = 0 V)(2)

		–40°C			25°C			85°C			
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Power-supply current		9.6	16		10.1	16		10.7	16	mA
$V_{OH}$	Output HIGH voltage (3)	3915	3958	4120	3915	3963	4120	3915	3967	4120	mV
V <sub>OL</sub>	Output LOW voltage (3)	3170	3247	3380	3170	3244	3380	3170	3244	3380	mV

- (1) The device meets these specifications after thermal equilibrium has been established when mounted in a test socket or printed-circuit board with maintained transverse airflow greater than 500 lfpm (2.54 m/s). Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and are not valid simultaneously.
- (2) Output parameters vary 1:1 with Vcc.
- (3) Outputs are terminated through a 50- $\Omega$  resistor to  $V_{CC}$  2 V.

# TTL INPUT DC CHARACTERISTICS<sup>(1)</sup> ( $V_{CC} = 4.2 \text{ V to } 5.7 \text{ V}$ ; $T_A = -40 ^{\circ}\text{C}$ to 85°C)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>IH</sub>	Input IIICI Laurrant	V <sub>IN</sub> = 2.7 V			20	
I <sub>IH</sub>	Input HIGH current	$V_{IN} = V_{CC}$			20	μA
I <sub>IL</sub>	Input LOW current	V <sub>IN</sub> = 0.5 V			-0.6	mA
$V_{IK}$	Input clamp diode voltage	$I_{IN} = -18 \text{ mA}$			-1.2	V
V <sub>IH</sub>	Input HIGH voltage		2			V
V <sub>IL</sub>	Input LOW voltage				8.0	V

<sup>(1)</sup> The device meets these specifications after thermal equilibrium has been established when mounted in a test socket or printed-circuit board with maintained transverse airflow greater than 500 lfpm (2.54 m/s). Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and are not valid simultaneously.

# AC CHARACTERISTICS(1) (V<sub>CC</sub> = 4.2 V to 5.7 V; GND = 0 V)

	PARAMETER	-	-40°C		25°C			85°C			UNIT	
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONT	
f <sub>MAX</sub>	Maximum switching frequency <sup>(2)</sup> (See Figure 4.)		400			430			430		MHz	
t <sub>PLH</sub>	Propagation delay, 1.5 V to 50% (see Figure 2)	0.9		1.25	0.9		1.25	0.9		1.25	ns	
t <sub>PHL</sub>	Propagation delay, 1.5 V to 50% (see Figure 2)	0.7		1.2	0.7		1.2	0.7		1.2	ns	
t <sub>JITTER</sub>	Random clock jitter (RMS)		0.5			0.5			0.5		ps	
t <sub>r</sub> /t <sub>f</sub>	Q-output rise/fall times (20%–80%) (see Figure 3)	1		1.5	1		1.5	1		1.5	ns	

- (1) The device meets these specifications after thermal equilibrium has been established when mounted in a test socket or printed-circuit board with maintained transverse airflow greater than 500 lfpm (2.54 m/s). Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and are not valid simultaneously.
- (2) Maximum switching frequency is measured at an output amplitude of 300 mV<sub>PP</sub>.



# **Typical Termination for Output Driver**




Figure 1. Typical Termination for Output Driver




Figure 2. Output Propagation Delay





Figure 3. Output Rise and Fall Times





## **REVISION HISTORY**

## Changes from Original (December 2008) to Revision A

Page

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN65ELT20D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT20
SN65ELT20D.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT20
SN65ELT20DGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SISI
SN65ELT20DGK.B	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SISI
SN65ELT20DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT20
SN65ELT20DR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ELT20

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 11-Nov-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65ELT20DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Jul-2025




### \*All dimensions are nominal

Г	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN65ELT20DR	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65ELT20D	D	SOIC	8	75	506.6	8	3940	4.32
SN65ELT20D.B	D	SOIC	8	75	506.6	8	3940	4.32
SN65ELT20DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88
SN65ELT20DGK.B	DGK	VSSOP	8	80	330.2	6.6	3005	1.88



SMALL OUTLINE INTEGRATED CIRCUIT




# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025