TEXAS INSTRUMENTS

SN65HVDA100-Q1 LIN 物理接口

1 特性

- 符合面向汽车应用的 AEC-Q100（1 级）标准
- 符合 LIN 2.0、LIN 2.1、LIN 2.2、LIN 2.2A 和 ISO/DIS 17987-4 电气物理层 (EPL) 规格标准
- 5V 至 27V 的直流电源工作电压范围
- LIN 传输速度高达 20 kbps（LIN 规定的最大值），支持高速接收
- 休眠模式：超低电流消耗允许以下类型的唤醒事件：
  - LIN 总线
  - 通过 EN 引脚唤醒
- RXD 引脚上的唤醒请求
- TXD 引脚上对于唤醒源的识别
- 使用 5V 或者 3.3V I/O 引脚连接到 MCU
- 高电磁兼容性 (EMC)
- 外部电压稳压器的控制（INH 引脚）
- 支持 ISO9141 (K-Line)
- LIN 引脚提供 ±12kV（人体放电模型）ESD 保护
- LIN 引脚可处理 –27V 至 45V 的电压（电池短接或者接地）
- 可在汽车环境中耐受瞬态损伤 (ISO 7637)
- V_{SUP} 欠压保护
- TXD 显性状态超时保护
- 利用误唤醒锁定功能避免误唤醒
- 热关断
- 系统级未供电节点或接地断开失效防护，节点不会干扰总线（总线上无负载）

2 应用

- 汽车
- 工业传感
- 白色家电分布式控制

3 说明

SN65HVDA100-Q1 器件是一款本地互连网络 (LIN) 物理接口，此接口集成了具有唤醒和保护功能的串行收发器。LIN 总线是一种单线双向总线，通常用于数据速率为 2.4 kbps 至 20 kbps 的低速车载网络。SN65HVDA100-Q1 通过 LIN 物理层规范和 ISO 17987 中概述的限流波形整型驱动器将 TXD 上的 LIN 协议输出数据流转换为 LIN 总线信号。接收器对来自 LIN 总线上的数据流进行转换并通过 RXD 将此数据流输出。LIN 总线共有两种状态：显性状态（电压接近接地）和隐性状态（电压接近电池）。在隐性状态下，LIN 总线被内部上拉电阻器 (30kΩ) 和串联二极管拉高，所以"响应者"应用无需外部上拉元件。按照 LIN 规范，"指挥官"应用需要一个外部上拉电阻器 (1kΩ) 加上一个串联二极管。

器件信息

器件型号	封装[1]	封装尺寸（标称值）
SN65HVDA100-Q1	SOIC (8)	4.90mm × 3.91mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

SN65HVDA100-Q1 方框图

Table of Contents

4 说明（续）

在休眠模式下，即使唤醒电路保持工作状态，所需的静态电流也非常低；而且还支持通过 LIN 总线进行远程唤醒或者通过 NWake 或 EN 引脚实施本地唤醒。

SN65HVDA100-Q1 设计用于在恶劣的汽车环境中运行。一旦发生接地漂移或者电源电压断开的情况，此器件还能防止反馈电流经由 LIN 流到电源输入。该器件还具有欠压、过热和接地失效保护功能。一旦发生故障，此发送器便会立即关闭并在故障被排除之前一直保持关闭状态。

5 Revision History

注：以前版本的页码可能与当前版本的页码不同

6 Pin Configuration and Functions

图 **6-1. D Package, 8-Pin SOIC**
(Top View)

表 **6-1. Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.		
EN	2	I	Enable input
GND	5	GND	Ground
INH	8	O	Inhibit controls external voltage regulator with inhibit input
LIN	6	I/O	LIN bus single-wire transmitter and receiver
NWake	3	I	High-voltage input for device wake up
RXD	1	O	RXD output (open-drain) interface reporting state of LIN bus voltage
TXD	4	I	TXD input interface to control state of LIN output
V_{SUP}	7	Supply	Device supply voltage (connected to battery in series with external reverse blocking diode)

7 Specifications

7.1 Absolute Maximum Ratings[1] [2]

			MIN	MAX	UNIT
V_{SUP}	Supply line supply voltage (ISO 17987-4 Param 11)		− 0.3	45	V
V_{LIN}	LIN input voltage		− 27	45	V
V_{NWAKE}	NWake input voltage (through serial resistor $\geqslant$ 2 kΩ)		− 0.3	45	V
I_O	Output current		− 50	2	mA
V_{INH}	INH voltage		− 0.3	Vsup + 0.3	V
V_{Logic}	Logic pin voltage	RXD, TXD, EN	− 0.3	5.5	V
T_A	Operational free-air (ambient) temperature		− 40	125	°C
T_J	Junction temperature		− 40	150	°C
T_{LEAD}	Lead temperature (soldering, 10 seconds)			260	°C
T_{stg}	Storage temperature		− 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to GND.

7.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002[1]	All pins HBM ESD classification level 3A	±4000	V
			LIN bus pin[2] HBM ESD classification level 3B	±12000	
			NWake pin[3] HBM ESD classification level 3B	±11000	
		Charged device model (CDM), per AEC Q100-011[1] CDM ESD classification level C6		±1500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
(2) Test method based upon AEC-Q100-002, LIN bus pin stressed with respect to GND.
(3) Test method based upon AEC-Q100-002, NWake pin stressed with respect to GND.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{SUP}	Supply line supply voltage (ISO 17987-4 Param 10)		5	27	V
V_{LIN}	LIN input voltage		0	18	V
V_{NWake}	NWake input voltage		0	27	V
V_{INH}	INH voltage		0	27	V
V_{Logic}	Logic voltage		0	5.25	V
T_A	Operational free-air temperature (see 节 7.4)		− 40	125	°C

7.4 Thermal Information

THERMAL METRIC[1]	SN65HVDA100-Q1 D (SOIC) 8 PINS	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	112.5	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	66.3	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	52.9	°C/W
ψ_{JT} Junction-to-top characterization parameter	19.3	°C/W
ψ_{JB} Junction-to-board characterization parameter	52.4	°C/W

(1)   For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics

V_{SUP} = 5V to 27 V, T_J = – 40°C to 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
V_{SUP} SUPPLY						
V_{SUP}	Operational supply voltage (ISO 17987-4 Param 10)[2]		5	14	27	V
V_{SUP}	Nominal supply voltage (ISO 17987-4 Param 10)	Normal and standby modes	7	14	18	V
		Sleep mode	7	12	18	
UV_{SUP}	Undervoltage V_{SUP} threshold		4.35		4.65	V
UV_{HYS}	Delta hysteresis voltage for V_{SUP} undervoltage threshold			0.2		V
I_{SUP}	Supply current	Normal mode, EN = high, Bus dominant (total bus load where $R_{LIN} \geqslant 500\ \Omega$ and $C_{LIN} \leqslant 10$ nF (see 图 8-1)[3], INH = V_{SUP}, NWake = V_{SUP}		1.2	7.5	mA
		Standby mode, EN = low, Bus dominant (total bus load where $R_{LIN} \geqslant 500\ \Omega$ and $C_{LIN} \leqslant 10$ nF (see 图 8-1)[3], INH = V_{SUP}, NWake = V_{SUP}		1	2.1	mA
		Normal mode, EN = high, Bus recessive, LIN = V_{SUP}, INH = V_{SUP}, NWake = V_{SUP}		450	775	µ A
		Standby mode, EN = low, Bus recessive, LIN = V_{SUP}, INH = V_{SUP}, NWake = V_{SUP}		450	775	µ A
		Sleep mode, 7 V < $V_{SUP} \leqslant$ 14 V, LIN = V_{SUP}, NWake = V_{SUP}, EN = 0 V, TXD and RXD floating		10	20	µ A
		Sleep mode, 14 V < V_{SUP} < 27 V, LIN = V_{SUP}, NWake = V_{SUP}, EN = 0 V, TXD and RXD floating			30	µ A
RXD OUTPUT PIN (OPEN DRAIN)						
V_O	Output voltage[4]		– 0.3		5.5	V
I_{OL}	Low-level output current, open drain	LIN = 0 V, RXD = 0.4 V	3.5			mA
I_{IKG}	Leakage current, high-level	LIN = V_{SUP}, RXD = 5 V	– 5	0	5	µ A
TXD INPUT/OUTPUT PIN						
V_{IL}	Low-level input voltage		– 0.3		0.8	V
V_{IH}	High-level input voltage		2		5.5	V
V_{IT}	Input threshold hysteresis voltage		30		500	mV

7.5 Electrical Characteristics (continued)

V_{SUP} = 5V to 27 V, T_J = $-$40°C to 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
	Pulldown resistor		125	350	800	kΩ
I_{IL}	Low-level input leakage current	TXD = Low	$-$5	0	5	μA
I_{TXD_Wake}	Local wake up source re recognition TXD open drain drive	Standby mode after a local wake up event, V_{LIN} = V_{SUP}, NWake = 0 V, TXD = 1 V	1.3	4.6	8	mA
LIN PIN (REFERENCED TO V_{SUP})						
V_{OH}	High-level output voltage	LIN recessive, TXD = high, I_O = 0 mA, V_{SUP} = 14 V	V_{SUP} $-$ 1			V
V_{OL}	Low-level output voltage	LIN dominant, TXD = low, I_O = 40 mA, V_{SUP} = 14 V			0.2 × V_{SUP}	V
I_L	Limiting current (ISO 17987-4 Param 12)	TXD = 0 V, V_{LIN} = 7 V to 27 V	40	90	200	mA
I_{LKG}	Receiver leakage current, dominant (ISO 17987-4 Param 13)	LIN = 0 V, 7 V ⩽ V_{SUP} ⩽ 18 V, Driver off	$-$1			mA
	Receiver leakage current, recessive (ISO 17987-4 Param 14)	LIN ⩾ V_{SUP}, 7 ⩽ V_{SUP} ⩽18 V, Driver off			20	μA
		LIN = V_{SUP}, driver off	$-$5		5	
I_{LKG}	Leakage current, loss of ground (ISO 17987-4 Param 15)	GND = V_{SUP} , V_{SUP} = 12 V, 0 V < VLIN < 18 V	$-$1		1	mA
I_{LKG}	Leakage current, loss of supply (ISO 17987-4 Param 16)	7 V < LIN ⩽ 12 V, V_{SUP} = GND			5	μA
		12 V < LIN ⩽ 18 V, V_{SUP} = GND			10	
V_{IL}	Low-level input voltage (ISO 17987-4 Param 17)	LIN dominant (including LIN dominant for wake up)			0.4 × V_{SUP}	V
V_{IH}	High-level input voltage (ISO 17987-4 Param 18)	LIN recessive	0.6 × V_{SUP}			V
V_{BUS_CNT}	Receiver center threshold (ISO 17987-4 Param 19)	V_{BUS_CNT} = (V_{IL} + V_{IH}) / 2	0.475 x V_{SUP}	0.5 × V_{SUP}	0.525 x V_{SUP}	V
V_{HYS}	Hysteresis voltage (ISO 17987-4 Param 20)	V_{HYS} = (V_{IL} - V_{IH})	0.05 × V_{SUP}		0.175 × V_{SUP}	V
V_{SERIAL_DIODE}	Serial diode in LIN termination pull up path (ISO 17987-4 Param 21)	By design and characterization	0.4	0.7	1.0	V
$R_{RESPONDER}$	Pullup resistor to V_{SUP} (ISO 17987-4 Param 26)	Normal and standby modes	20	30	60	kΩ
R_{SLEEP}	Pullup current source to V_{SUP}	Sleep mode, V_{SUP} = 14 V, LIN = GND	$-$2		$-$20	μA
EN INPUT PIN						
V_{IL}	Low-level input voltage		$-$0.3		0.8	V
V_{IH}	High-level input voltage		2		5.5	V
V_{hys}	Hysteresis voltage	By design and characterization	30		500	mV
	Pulldown resistor		125	350	800	kΩ
I_{IL}	Low-level input current	EN = Low	$-$5	0	5	μA

Product Folder Links: *SN65HVDA100-Q1*

7.5 Electrical Characteristics (continued)

V_{SUP} = 5V to 27 V, T_J = – 40°C to 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP[1]	MAX	UNIT
INH OUTPUT PIN						
$R_{DS(on)}$	ON-state resistance	Between V_{SUP} and INH, INH = 2-mA drive, Normal or standby mode		25	50	Ω
I_{IKG}	Leakage current	Low-power mode, 0 < INH < V_{SUP}	– 5	0	5	μ A
NWAKE INPUT PIN						
V_{IL}	Low-level input voltage		– 0.3		V_{SUP} – 3.3	V
V_{IH}	High-level input voltage		V_{SUP} – 1		V_{SUP} + 0.3	V
	Pullup current	NWake = 0 V	– 45	– 10	– 2	μ A
I_{IKG}	Leakage current	V_{SUP} = NWake	– 5	0	5	μ A
AC CHARACTERISTICS						
D1	Duty cycle 1[5] (ISO 17987-4 Param 27)	$TH_{REC(max)}$ = 0.744 × V_{SUP}, $TH_{DOM(maximum)}$ = 0.581 × V_{SUP}, V_{SUP} = 7 V to 18 V, t_{BIT} = 50 μ s (20 kbps), D1 = $t_{Bus\_rec(min)}$/ (2 × t_{BIT}) (see 图 7-1)		0.396		
D2	Duty cycle 2[5] (ISO 17987-4 Param 28)	$TH_{REC(min)}$ = 0.422 × V_{SUP}, $TH_{DOM(min)}$ = 0.284 × V_{SUP}, V_{SUP} = 7.6 V to 18 V, t_{BIT} = 50 μ s (20 kbps), D2 = $t_{Bus\_rec(max)}$/ (2 × t_{BIT}) (see 图 7-1)			0.581	
D3	Duty cycle 3[5] (ISO 17987-4 Param 29)	$TH_{REC(max)}$ = 0.778 × V_{SUP}, $TH_{DOM(max)}$ = 0.616 × V_{SUP}, V_{SUP} = 7 V to 18 V, t_{BIT} = 96 μ s (10.4 kbps), D3 = $t_{Bus\_rec(min)}$/ (2 × t_{BIT}) (see 图 7-1)		0.417		
D4	Duty cycle 4[5] (ISO 17987-4 Param 30)	$TH_{REC(min)}$ = 0.389 × V_{SUP}, $TH_{DOM(min)}$ = 0.251 × V_{SUP}, V_{SUP} = 7.6 V to 18 V, t_{BIT} = 96 μ s (10.4 kbps), D4 = $t_{Bus\_rec(max)}$/ (2 × t_{BIT}) (see 图 7-1)			0.59	

(1) Typical values are given for V_{SUP} = 14 V at 25°C, except for low power mode where typical values are given for V_{SUP} = 12 V at 25°C.
(2) All voltages are defined with respect to ground; positive currents flow into the SN65HVDA100-Q1 device.
(3) In the dominant state, the supply current increases as the supply voltage increases due to the integrated LIN responder termination resistance. At higher voltages the majority of supply current is through the termination resistance. The minimum resistance of the LIN responder termination is 20 kΩ, so the maximum supply current attributed to the termination is:$I_{SUP\ (dom)\ max\ termination}$ ≒ (V_{SUP} – ($V_{LIN\_Dominant}$ + 0.7 V) / 20 kΩ.
(4) RXD pin output is open drain. Output voltage is through external pullup resistance to logic supply of the system and impedance of the RXD pin.
(5) Duty cycles: LIN driver bus load conditions (C_{LINBUS}, R_{LINBUS}): Load1 = 1 nF, 1 kΩ; Load2 = 10 nF, 500 Ω. Duty cycles 3 and 4 are defined for 10.4-kbps operation. The SN65HVDA100-Q1 also meets these lower data rate requirements, while it is capable of the higher speed 20-kbps operation as specified by duty cycles 1 and 2. SAEJ2602 derives propagation delay equations from the LIN 2.0 duty cycle definitions, for details see the SAEJ2602 specification.

7.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC CHARACTERISTICS						
t_{rx_pdr}	Receiver rising propagation delay time (ISO 17987-4 Param 31)	R_{RXD} = 2.4 kΩ, C_{RXD} = 20 pF (see 图 7-2 and 图 8-1)			6	μ s
t_{rx_pdf}	Receiver falling propagation delay time (ISO 17987-4 Param 31)	R_{RXD} = 2.4 kΩ, C_{RXD} = 20 pF (see 图 7-2 and 图 8-1)			6	μ s

Product Folder Links: *SN65HVDA100-Q1*

7.6 Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{rx_sym}	Symmetry of receiver propagation delay time (ISO 17987-4 Param 32)	Rising edge with respect to falling edge ($t_{rx\_sym} = t_{rx\_pdf} - t_{rx\_pdr}$) R_{RXD} = 2.4 kΩ, C_{RXD} = 20 pF (see 图 7-2 and 图 8-1)	– 2		2	µ s
t_{NWake}	NWake filter time for local wakeup	See 图 7-6	25	50	150	µ s
t_{LINBUS}	LIN wake-up time (Minimum dominant time on LIN bus for wakeup)	See 图 9-2, 图 9-3, and 图 7-5	25	100	150	µ s
t_{CLEAR}	Time to clear false wake-up prevention logic if LIN Bus had bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See 图 9-3	8	17	50	µ s
t_{DST}	Dominant state time-out[1]		20	34	80	ms
t_{MODE_CHANGE}	Mode change delay time	Time to change from standby mode to normal mode or normal mode to sleep mode through EN pin			5	µ s

(1) TXD Dominant state timeout limits the minimum data rate to 650 bps. The minimum datarates may be calculated by the following forumulas. DataRate$_{Commander(min)}$ = $t_{SYNC\_DOM(max)}$ / $t_{DST(min)}$ and DataRate$_{Responder(min)}$ = 9 + n_{margin} / $t_{DST(min)}$ where n_{margin} is a safety margin. For responder node cases where $n_{margin} \leqslant 4$, the commander node case will be the limiting calculation.

7.7 Dissipation Ratings

		TYP	MAX	UNIT
	Thermal shutdown temperature		180	°C
	Thermal shutdown hysteresis		15	°C
P_D	Power Dissipation in normal mode (dominant)	17	230	mW

图 7-1. Definition of Bus Timing Parameters

Product Folder Links: SN65HVDA100-Q1

图 **7-2. Propagation Delay**

图 **7-3. Mode Transitions**

图 **7-4. Wakeup Through EN**

Product Folder Links: *SN65HVDA100-Q1*

图 7-5. Wakeup Through LIN

图 7-6. Wakeup Through NWake

Product Folder Links: SN65HVDA100-Q1

7.8 Typical Characteristics

图 7-7. V_{OH} vs V_{SUPPLY} and Temperature

图 7-8. V_{OL} vs V_{SUPPLY} and Temperature

Product Folder Links: *SN65HVDA100-Q1*

8 Parameter Measurement Information

图 8-1. **Test Circuit for AC Characteristics**

8.1

9 Detailed Description

9.1 Overview

The SN65HVDA100-Q1 LIN transceiver is a LIN (Local Interconnect Network) physical layer transceiver which integrates a serial transceiver with wake up and protection features. The LIN bus is a single wire, bi-directional bus that typically is used in low speed in vehicle networks with data rates that range from 2.4 kbps to 20 kbps.

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 LIN (Local Interconnect Network) Bus

This I/O pin is the single-wire LIN bus transmitter and receiver. The LIN pin can survive excessive DC and transient voltages. There are no reverse currents from the LIN to supply (V_{SUP}), even in the event of a ground shift or loss of supply (V_{SUP}).

9.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pullup resistor with a serial diode structure to V_{SUP}, so no external pullup components are required for LIN responder mode applications. An external pullup resistor and a series diode to V_{SUP} must be added when the device is used for commander node applications.

9.3.1.2 LIN Receiver Characteristics

The receiver's characteristic thresholds are ratiometric with the device supply pin according to the LIN specification.

The receiver is capable of receiving higher data rates (>100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the SN65HVDA100-Q1 to be used for high-speed downloads at end-of-line production or other applications. The actual data rates achievable depend on system time constants (bus capacitance and pullup resistance) and driver characteristics used in the system.

9.3.1.2.1 Termination

There is an internal pullup resistor with a serial diode structure from LIN to V_{SUP}, so no external pullup components are required for LIN responder mode applications. An external pullup resistor (1 kΩ) and a series diode to V_{SUP} must be added when the device is used for commander node applications per the LIN specification.

图 9-1. Definition of Voltage Levels

$V_{Battery}$ = Vehicle battery supply
V_{SUP} = Electronic module supply (reverse battery diode blocked $V_{Battery}$)

9.3.2 TXD (Transmit Input / Output)

TXD is the interface to the MCU's LIN protocol controller or SCI/UART that is used to control the state of the LIN output. When TXD is low, the LIN output is dominant (near ground). When TXD is high, the LIN output is recessive (near battery). The TXD input structure is compatible with microcontrollers with 3.3-V and 5-V I/O. TXD has an internal pulldown resistor. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state time-out timer. The TXD pin is pulled down strongly in standby mode after a wake-up event on the NWake pin.

9.3.3 RXD (Receive Output)

RXD is the interface to the MCU's LIN protocol controller or SCI/UART, which reports the state of the LIN bus voltage. LIN recessive (near battery) is represented by a high level on RXD and LIN dominant (near ground) is represented by a low level on RXD. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3-V and 5-V I/O microcontrollers. If the microcontroller's RXD pin does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake-up request from LIN or NWake.

9.3.4 V$_{SUP}$ (Supply Voltage)

V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse battery blocking diode. If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.5 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high, the device is in normal mode, allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and

Product Folder Links: *SN65HVDA100-Q1*

there are no transmission paths available. The device can enter normal mode only after wake up. EN has an internal pull-down resistor to make sure the device remains in low-power mode even if EN floats.

9.3.7 NWake (High Voltage Wake Up Input)

NWake is a high-voltage input used to wake up from sleep mode. NWake is usually connected to an external switch in the application. A low on NWake that is asserted longer than the filter time (t_{NWAKE}) results in a local wakeup. NWake provides an internal pullup source to V_{SUP}.

9.3.8 INH (Inhibit Output)

INH is used to control an external voltage regulator that has an inhibit or enable input. When the device is in normal operating mode, the inhibit switch is enabled and the external voltage regulator is activated. When device is in sleep mode, the inhibit switch is disabled, which turns off the system voltage regulator. A wake-up event transitions the device to standby by mode and re-enables INH which, in turn, restarts the system by turning on the voltage regulators. INH can also drive an external transistor connected to an MCU interrupt input.

9.3.9 TXD Dominant State Timeout

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on TXD. If the low signal remains on TXD for longer than t_{DST}, the transmitter is disabled, thus allowing the LIN bus to return to the recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-down to make sure the device fails to a known state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus, INH remains on, and the LIN bus pullup termination remains on.

备注

The maximum dominant TXD time allowed by the TXD Dominant state time-out limits the minimum possible data rate of the device. The LIN protocol has different constraints for commander and responder applications thus there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

Commander node: The maximum continuous dominant is the maximum dominant of the SYNC BREAK FIELD, $t_{SYNC\_DOM(max)}$. The SYNC BREAK FIELD notifies the 'start of frame' to all LIN responders. It consists of 13 to 26 dominant bits (low phase) followed by a delimiter. Thus the minimum TXD dominant time out, $t_{DST(min)}$ and the maximum SYNC BREAK FIELD for the commander determine the minimum data rate for a commander node, which may be calculated using 方程式 1.

$$DataRate_{Commander(min)} = t_{SYNC\_DOM(max)} / t_{DST(min)} \qquad (1)$$

Responder node: sends the response part of the LIN message frame which has a maximum consecutive dominant length of 9 bits (start bit + 8 data bits). As a result the minimum baud rate of a responder can be calculated using 方程式 2.

$$DataRate_{Responder(min)} = (9 + n_{margin}) / t_{DST(min)} \text{ where } n_{margin} \text{ is a saftey margin.} \qquad (2)$$

9.3.10 Thermal Shutdown

The LIN transmitter is protected through a current limit, however, if the junction temperature of the device exceeds the thermal shutdown threshold, the device turns off the LIN transmitter circuit. Once the overtemperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remained in the normal mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is disabled, the RXD pin reflects the LIN bus, INH remains on, and the LIN bus pullup termination remains on.

9.3.11 Bus Stuck Dominant System Fault: False Wake-Up Lockout

The device contains logic to detect bus stuck dominant system faults and prevent the device from waking up falsely during this system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus "clears" the bus stuck dominant condition. This logic prevents the potential for a cyclical false wakeup of the system if the bus is stuck dominant, preventing excessive current use. 图 9-2 and 图 9-3 show the behavior of this protection feature.

图 9-2. No Bus Fault: Entering Sleep Mode With Bus Recessive Condition and Wakeup

图 9-3. Bus Fault: Entering Sleep Mode With Bus Stuck Dominant Fault, Clearing, and Wakeup

9.3.12 Undervoltage on V_{SUP}

The device contains a power-on reset circuit to avoid false bus messages during undervoltage conditions when V_{SUP} is less than UV_{VSUP}.

9.3.13 Unpowered Device Does Not Affect the LIN Bus

The device has extremely low unpowered leakage current from the bus, so an unpowered node does not affect the network or load it down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.4 Device Functional Modes

9.4.1 Operating States

图 9-4. Operating States Diagram

表 9-1. Operating Modes

MODE	EN	RXD	LIN BUS TERMINATION	INH	TRANSMITTER	COMMENTS
Sleep	Low	Floating	Weak current pullup	High impedance	Off	
Standby	Low	Low	30 kΩ (typical)	High	Off	Wake-up event detected, waiting on MCU to set EN
Normal	High	LIN bus data	30 kΩ (typical)	High	On	LIN transmission up to 20 kbps

9.4.2 Normal Mode

This is the normal operational mode, in which the receiver and driver are active, and LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller, where recessive on the LIN bus is a digital high, and dominate on the LIN bus is digital low. The driver transmits input data on TXD to the LIN bus. Normal mode is entered as EN transitions high while the SN65HVDA100-Q1 is in sleep or standby mode.

Product Folder Links: *SN65HVDA100-Q1*

9.4.3 Sleep Mode

Sleep mode is the power saving mode for the SN65HVDA100-Q1. Even with the extremely low current consumption in this mode, the SN65HVDA100-Q1 can still wake up from LIN bus through a wake-up signal, a low on NWake, or if EN is set high. The LIN bus and NWake are filtered to prevent false wake-up events. The wake-up events must be active for their respective time periods (t_{LINBUS}, t_{NWake}).

The sleep mode is entered by setting EN low.

While the device is in sleep mode, the following conditions exist:

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pullup is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- INH is high impedance.
- EN input, NWake input, and the LIN wake-up receiver are active.

9.4.4 Wake-Up Events

There are three ways to wake up from sleep mode:

- Remote wakeup through recessive (high) to dominant (low) state transition on LIN bus. The dominant state must be held for t_{LINBUS} filter time and then the bus must return to the recessive state (to eliminate false wakeups from disturbances on the LIN bus or if the bus is shorted to ground).
- Local wakeup through a low on NWake, which is asserted low longer than the filter time t_{NWake} (to eliminate false wakeups from disturbances on NWake).
- Local wakeup through EN being set high.

9.4.4.1 Wake-Up Request (RXD)

When the device encounters a wake-up event from the LIN bus or NWake pin, RXD goes low, and the device transitions to standby mode (until EN is reasserted high and the device enters normal mode). Once the device enters normal mode, the RXD pin is releasing the wake-up request signal, and the RXD pin then reflects the receiver output from the bus.

9.4.4.2 Wake-Up Source Recognition (TXD)

When the device encounters a wake-up event from the LIN bus or NWake pin, TXD indicates the source while the device enters and remains in standby mode (until EN is reasserted high and the device enters normal mode). In addition to the internal pullup resistor on TXD, typically an external pullup resistor (approximately 5 kΩ) is used in the system's I/O supply voltage. A high on TXD in standby mode indicates a remote wakeup through the LIN bus, and a low (strong pulldown) on the TXD pin indicates a local wakeup through the NWAKE pin.

9.4.5 Standby Mode

This mode is entered whenever a wake-up event occurs through LIN bus or NWake while the device is in sleep mode. The LIN bus responder termination circuit and INH are turned on when standby mode is entered. The application system powers up once INH is turned on, assuming the system is using a voltage regulator connected through INH. Standby mode is signaled through a low level on RXD.

When EN is set high while the device is in standby mode the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

During power up if EN is low the device goes into Standby mode and if EN is high the device goes into Normal mode. EN has an internal pull-down resistor, so if the pin is floating in the system, the internal pull-down makes sure it is pulled low.

备注

If the INH output of the SN65HVDA100-Q1 is not used to control the system power management (voltage regulators) and monitor wake-up sources, but sleep mode is used to reduce system current, the RXD pin is monitored to make sure SN65HVDA100-Q1 remains in sleep mode. If the SN65HVDA100-Q1 detects an undervoltage on V_{SUP}, the RXD pin transitions low and signals to the software that the SN65HVDA100-Q1 is in standby mode and should be returned to sleep mode to return to the lowest power state.

9.4.6 Mode Transitions

When the device is transitioning between modes the device needs the time, t_{MODE_CHANGE}, to allow the change to fully propagate from the EN pin through the device into the new state.

备注

When using the SN65HVDA100-Q1 in systems which are not controlled through the INH output, but rather are monitoring the RXD pin for a wake-up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake-up request until t_{MODE_CHANGE}. This is shown in 图 7-3.

10 Application and Implementation

10.1 Application Information

The responder-Q1 can be used as both a responder device and a commander device in a LIN network. The device comes with the ability to support both remote wake-up requests and local wake-up requests.

10.2 Typical Application

The device comes with an integrated 30-kΩ pullup resistor and series diode for responder applications, and for commander applications an external 1-kΩ pullup with series blocking diode can be used. 图 10-1 shows the device being used in both types of applications.

A. RXD on MCU or LIN responder has internal pullup, no external pullup resistor is needed.
B. RXD on MCU or LIN responder without internal pullup, requires external pullup resistor.
C. Commander node applications require an external 1-kΩ pullup resistor and serial diode.

图 10-1. SN65HVDA100-Q1 Application Diagram

10.2.1 Design Requirements

For this design, use these requirements:

1. RXD on MCU or LIN responder has internal pullup, no external pullup resistor is needed.

2. RXD on MCU or LIN responder without internal pullup, requires external pullup resistor.

3. Commander Node applications require an external 1-kΩ pullup resistor and serial diode.

10.2.2 Detailed Design Procedure

The RXD output structure is an open-drain output stage. This allows the SN65HVDA100-Q1 to be used with 3.3-V and 5-V I/O microcontrollers. If the RXD pin of the microcontroller does not have an integrated pullup, an external pullup resistor to the microcontroller I/O supply voltage is required.

The V_{SUP} pin of the device should be decoupled with a 100-nF capacitor as close to the supply pin of the device as possible.

The NWAKE pin is a high voltage wake-up input to the device. If this pin is not being used it should be tied to V_{SUP}.

10.2.3 Application Curves

图 10-2 and 图 10-3 show the propagation delay from the TXD pin to the LIN pin for both the recessive-to-dominant and dominant-to-recessive states under lightly loaded conditions.


| 图 10-2. Dominant-to-Recessive Propagation Delay | 图 10-3. Recessive-to-Dominant Propagation Delay |

11 Power Supply Recommendations

The SN65HVDSA100-Q1 was designed to operate directly off a car battery or any other DC supply ranging from 7 V to 27 V. A 100-nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible.

12 Layout

12.1 Layout Guidelines

Pin 1 is the RXD output of the SN65HVDA100-Q1. The pin is an open-drain output and requires an external pullup resistor in the range of 1 kΩ to 10 kΩ to function properly. If the microprocessor paired with the transceiver does not have an integrated pullup, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.

Pin 2 is the EN input pin for the device that is used to place the device in low power sleep mode. If this feature is not used on the device, the pin should be pulled high to the regulated voltage supply of the microprocessor through a series 1-kΩ to 10-kΩ series resistor. Additionally, a series resistor may be placed on the pin to limit the current on the digital lines in the case of a overvoltage fault.

Pin 3 is a high-voltage local wake up input pin. The device is typically externally controlled by a normally open switch tied between NWAKE and ground. When the momentary switch is pressed the NWAKE pin is pulled to ground signaling a local wake-up event. A series resistor between V_{BATT} and the switch, and NWAKE and the switch should be placed to limit current. If the NWAKE local wake-up feature is not used, the pin can be tied to V_{SUP} through a 1-kΩ to 10-kΩ pullup resistor.

Pin 4 is the transmit input signal to the device. A series resistor can be placed to limit the input current to the device in the case of a overvoltage on this pin. Also, a capacitor to ground can be placed close to the input pin of the device to filter noise.

Pin 5 is the ground connection of the device. This pin should be tied to a ground plane through a short trace with the use of two vias to limit total return inductance.

Pin 6 is the LIN bus connection of the device. For responder applications a 220-pF bus capacitor is implemented. For commander applications an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin.

Pin 7 is the supply pin for the device. A 100-nF decoupling capacitor should be placed as close to the device as possible.

Pin 8 is a high-voltage output pin that may be used to control the local power supplies. If this feature is not used the pin may be left floating.

备注

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

12.2 Layout Example

图 **12-1. Layout Schematic**

Product Folder Links: *SN65HVDA100-Q1*

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

13.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

13.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 术语表

TI 术语表　　　　　本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65HVDA100QDRQ1	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A100Q
SN65HVDA100QDRQ1.A	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A100Q
SN65HVDA100QDRQ1.B	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A100Q

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVDA100QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVDA100QDRQ1	SOIC	D	8	2500	353.0	353.0	32.0

.228-.244   TYP
[5.80-6.19]

A

PIN 1 ID AREA

6X .050
[1.27]

8

1

2X

.150
[3.81]

.189-.197
[4.81-5.00]
NOTE 3

4

5

8X .012-.020
[0.31-0.51]

B

.150-.157
[3.81-3.98]
NOTE 4

⊕ .010 [0.25] Ⓜ C A B

C

SEATING PLANE

△ .004 [0.1] C

4X (0°-15°)

.069 MAX
[1.75]

SEE DETAIL A

4X (0°-15°)

.005-.010   TYP
[0.13-0.25]

.010
[0.25]

0° - 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061)
[1.55]

SYMM

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM

(R.002) TYP
[0.05]

6X (.050)
[1.27]

4

5

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061) [1.55]

8X (.024) [0.6]

6X (.050) [1.27]

SYMM

SYMM

1

4

8

5

(R.002) TYP [0.05]

(.213) [5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI"按原样"提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。