

FEATURES

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JESD 70
- Typical V_{OLP} (Output Ground Bounce) <1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32 -mA I_{OH} , 64 -mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings


DESCRIPTION

The SN54ABT16244 and SN74ABT16244A are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical \overline{OE} (active-low output-enable) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16244 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT16244A is characterized for operation from -40°C to 85°C .

**SN54ABT16244... WD PACKAGE
SN74ABT16244A... DGG, DGV, OR DL PACKAGE
(TOP VIEW)**



**FUNCTION TABLE
(EACH BUFFER)**

| INPUTS | | OUTPUT |
|-----------------|---|--------|
| \overline{OE} | A | Y |
| L | H | H |
| L | L | L |
| H | X | Z |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus, EPIC-IIB are trademarks of Texas Instruments.

**SN54ABT16244, SN74ABT16244A
16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS**

SCBS073H—SEPTEMBER 1991—REVISED AUGUST 2005


 **TEXAS
INSTRUMENTS**
www.ti.com

LOGIC SYMBOL⁽¹⁾



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---------------|--|--|----------------|------|
| V_{CC} | Supply voltage range | -0.5 | 7 | V |
| V_I | Input voltage range ⁽²⁾ | -0.5 | 7 | V |
| V_O | Voltage range applied to any output in the high or power-off state | -0.5 | 5.5 | V |
| I_O | Current into any output in the low state | 96 | 128 | mA |
| I_{IK} | Input clamp current | $V_I < 0$ | -18 | mA |
| I_{OK} | Output clamp current | $V_O < 0$ | -50 | mA |
| θ_{JA} | Package thermal impedance ⁽³⁾ | DGG package DGV package DL package | 89 93 94 | °C/W |
| T_{stg} | Storage temperature range | -65 | 150 | °C |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD 51.

**SN54ABT16244, SN74ABT16244A
16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS**

SCBS073H—SEPTEMBER 1991—REVISED AUGUST 2005



Recommended Operating Conditions⁽¹⁾

| | | SN54ABT16244 | | SN74ABT16244A | | UNIT |
|-----------------|------------------------------------|-----------------|-----------------|---------------|-----------------|------|
| | | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | | V |
| V _I | Input voltage | 0 | V _{CC} | 0 | V _{CC} | V |
| I _{OH} | High-level output current | | | -24 | | mA |
| I _{OL} | Low-level output current | | | 48 | | mA |
| Δt/Δv | Input transition rise or fall rate | Outputs enabled | | 10 | | ns/V |
| T _A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | T _A = 25°C ⁽¹⁾ | | | SN54ABT16244 | | SN74ABT16244A | | UNIT |
|---------------------------------|--|---|--------------------|---------------------|--------------|------|--------------------|------|------|
| | | MIN | TYP ⁽²⁾ | MAX | MIN | MAX | MIN | MAX | |
| V _{IK} | V _{CC} = 4.5 V, I _I = -18 mA | | -1.2 | | -1.2 | | -1.2 | | V |
| V _{OH} | V _{CC} = 4.5 V, I _{OH} = -3 mA | 2.5 | | | 2.5 | | 2.5 | | |
| | V _{CC} = 5 V, I _{OH} = -3 mA | 3 | | | 3 | | 3 | | |
| | V _{CC} = 4.5 V | I _{OH} = -24 mA | 2 | | 2 | | | | |
| | | I _{OH} = -32 mA | 2 ⁽³⁾ | | | | 2 | | |
| V _{OL} | V _{CC} = 4.5 V | I _{OL} = 48 mA | | 0.55 | | 0.55 | | | V |
| | | I _{OL} = 64 mA | | 0.55 ⁽³⁾ | | | | 0.55 | |
| V _{hys} | | | 100 | | | | | | mV |
| I _I | V _{CC} = 5.5 V, V _I = V _{CC} or GND | | ±1 | | ±1 | | ±1 | | µA |
| I _{OZH} | V _{CC} = 5.5 V, V _O = 2.7 V | | 10 ⁽⁴⁾ | | 10 | | 10 ⁽⁴⁾ | | µA |
| I _{OZL} | V _{CC} = 5.5 V, V _O = 0.5 V | | -10 ⁽⁴⁾ | | -10 | | -10 ⁽⁴⁾ | | µA |
| I _{off} | V _{CC} = 0, V _I or V _O ≤ 5.5 V | | ±100 | | | | ±100 | | µA |
| I _{CEX} | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | 50 | | 50 | | 50 | µA |
| I _O ⁽⁵⁾ | V _{CC} = 5.5 V, V _O = 2.5 V | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA |
| I _{CC} | V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND | Outputs high | | 3 | | 2 | | 3 | mA |
| | | Outputs low | | 32 | | 32 | | 32 | |
| | | Outputs disabled | | 3 | | 2 | | 3 | |
| ΔI _{CC} ⁽⁶⁾ | Data inputs | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | Outputs enabled | | 0.05 | 1.5 | | 0.05 | mA |
| | | | Outputs disabled | | 0.05 | 1 | | 0.05 | |
| C _i | Control inputs | V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND | | 0.05 | | 1.5 | | 0.05 | pF |
| | | | | 3 | | | | | |
| C _o | | V _O = 2.5 V or 0.5 V | | 6 | | | | | pF |

(1) Characteristics for T_A = 25°C apply to the SN74ABT16244A only.

(2) All typical values are at V_{CC} = 5 V.

(3) On products compliant to MIL-PRF-38535, this parameter does not apply.

(4) This data-sheet limit may vary among suppliers.

(5) Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

(6) This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$
 (unless otherwise noted) (see [Figure 1](#))


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54ABT16244 | | | UNIT | |
|-----------|-----------------|----------------|--|-----|-----|------|-----|
| | | | $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ | | MIN | | |
| | | | MIN | TYP | | | |
| t_{PLH} | A | Y | 0.7 | 2.3 | 3.2 | 0.7 | 3.6 |
| t_{PHL} | | | 0.5 | 2.6 | 3.7 | 0.5 | 4.2 |
| t_{PZH} | \overline{OE} | Y | 0.7 | 3 | 4 | 0.7 | 4.9 |
| t_{PZL} | | | 0.9 | 3.2 | 5.5 | 0.9 | 6.5 |
| t_{PHZ} | \overline{OE} | Y | 1.7 | 3.6 | 5 | 1.7 | 6 |
| t_{PLZ} | | | 1.5 | 2.9 | 4.7 | 1.5 | 5.7 |

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$
 (unless otherwise noted) (see [Figure 1](#))


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN74ABT16244A | | | UNIT | |
|-----------|-----------------|----------------|--|-----|-----|------|-----|
| | | | $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ | | MIN | | |
| | | | MIN | TYP | | | |
| t_{PLH} | A or B | Y | 1 | 2.3 | 3.2 | 1 | 3.5 |
| t_{PHL} | | | 1 | 2.6 | 3.7 | 1 | 4.1 |
| t_{PZH} | \overline{OE} | Y | 1 | 3 | 3.8 | 1 | 4.8 |
| t_{PZL} | | | 1 | 3.2 | 4 | 1 | 4.8 |
| t_{PHZ} | \overline{OE} | Y | 1 | 3.6 | 4.4 | 1 | 4.8 |
| t_{PLZ} | | | 1 | 2.9 | 3.7 | 1 | 4.1 |

PARAMETER MEASUREMENT INFORMATION




| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 7 V |
| t_{PHZ}/t_{PZH} | Open |


LOAD CIRCUIT




Timing Input



Data Input






VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



Output Control

Output Waveform 1
S1 at 7 V
(see Note B)

Output Waveform 2
S1 at Open
(see Note B)



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.

D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---|
| 5962-9317401Mxa | Active | Production | CFP (WD) 48 | 15 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9317401MX A SNJ54ABT16244WD D |
| 74ABT16244ADGGR1G4 | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| 74ABT16244ADGGR1G4.B | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADGGR | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADGGR.B | Active | Production | TSSOP (DGG) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADGVR | Active | Production | TVSOP (DGV) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AH244A |
| SN74ABT16244ADGVR.B | Active | Production | TVSOP (DGV) 48 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AH244A |
| SN74ABT16244ADL | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADL.B | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADLG4 | Active | Production | SSOP (DL) 48 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADLR | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADLR.B | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SN74ABT16244ADLRG4 | Active | Production | SSOP (DL) 48 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ABT16244A |
| SNJ54ABT16244WD | Active | Production | CFP (WD) 48 | 15 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9317401MX A SNJ54ABT16244WD D |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| 74ABT16244ADGGR1G4 | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ABT16244ADGGR | TSSOP | DGG | 48 | 2000 | 330.0 | 24.4 | 8.6 | 13.0 | 1.8 | 12.0 | 24.0 | Q1 |
| SN74ABT16244ADGVR | TVSOP | DGV | 48 | 2000 | 330.0 | 16.4 | 7.1 | 10.2 | 1.6 | 12.0 | 16.0 | Q1 |
| SN74ABT16244ADLR | SSOP | DL | 48 | 1000 | 330.0 | 32.4 | 11.35 | 16.2 | 3.1 | 16.0 | 32.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74ABT16244ADGGR1G4 | TSSOP | DGG | 48 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74ABT16244ADGGR | TSSOP | DGG | 48 | 2000 | 356.0 | 356.0 | 45.0 |
| SN74ABT16244ADGVR | TVSOP | DGV | 48 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74ABT16244ADLR | SSOP | DL | 48 | 1000 | 356.0 | 356.0 | 53.0 |

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μ m) | B (mm) |
|-------------------|--------------|--------------|------|-----|--------|--------|--------------|--------|
| SN74ABT16244ADL | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |
| SN74ABT16244ADL.B | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |
| SN74ABT16244ADLG4 | DL | SSOP | 48 | 25 | 473.7 | 14.24 | 5110 | 7.87 |

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK


48 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
 GDFP1-F56 and JEDEC MO-146AB

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



4040048-3/F 05/13

NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE


24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194


PACKAGE OUTLINE

DGG0048A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4214859/B 11/2020

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4214859/B 11/2020


NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025