

- State-of-the-Art EPIC-II<sup>B</sup>™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- High-Impedance State During Power Up and Power Down
- Parity-Error Flag With Parity Generator/Checker
- Latch for Storage of Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs


### description

The 'ABT853 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT853 transceivers provide true data at their outputs.


A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT853 . . . JT OR W PACKAGE  
SN74ABT853 . . . DB, DW, NT, OR PW PACKAGE  
(TOP VIEW)



SN54ABT853 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-II is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1997, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198G – FEBRUARY 1991 – REVISED OCTOBER 2010

## description (continued)

The SN54ABT853 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT853 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS						OUTPUTS AND I/Os				FUNCTION
OEB	OEA	CLR	LE	Ai $\Sigma$ OF H	Bi <sup>†</sup> $\Sigma$ OF H	A	B	PARITY	ERR <sup>‡</sup>	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	X	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error flag register
H	H	H	H	X					NC	Isolation <sup>§</sup> (parity check)
H	H	L	H	X		Z	Z	Z	H	
X	L	L	L	L Odd	X				H	
X	L	H	L	H Even					L	
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity


NA = not applicable, NC = no change, X = don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume  $\overline{\text{ERR}}$  was previously high.


<sup>§</sup> In this mode,  $\overline{\text{ERR}}$  (when clocked) shows inverted parity of the A bus.

## logic symbol<sup>¶</sup>



<sup>¶</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

ERROR-FLAG FUNCTION TABLE


INPUTS		INTERNAL TO DEVICE	OUTPUT PRESTATE	OUTPUT ERR	FUNCTION
CLR	LE	POINT P	$\overline{ERR}_{N-1}^{\dagger}$		
L	L	L	X	L	Pass
		H			
H	L	L	X	L	Sample
		X	L		
L	H	H		H	Clear
		X	X		
H	H	X	L	L	Store
			H		

<sup>†</sup> The state of ERR before changes at CLR, LE, or point P

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198G – FEBRUARY 1991 – REVISED OCTOBER 2010

## error-flag waveforms



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT853 .....	96 mA
SN74ABT853 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DB package .....	104°C/W
DW package .....	81°C/W
N package .....	67°C/W
PW package .....	120°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JEDEC 51, except for through-hole packages, which use a trace length of zero.

**SN54ABT853, SN74ABT853  
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS**

SCBS198G – FEBRUARY 1991 – REVISED OCTOBER 2010

**recommended operating conditions (see Note 3)**

		SN54ABT853		SN74ABT853		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>OH</sub>	High-level output voltage	ERR		5.5	5.5	V
I <sub>OH</sub>	High-level output current	Except ERR		-24	-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/ΔV	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200	μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198G – FEBRUARY 1991 – REVISED OCTOBER 2010

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	TA = 25°C			SN54ABT853		SN74ABT853		UNIT	
		MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		-1.2		V	
V <sub>OH</sub>	All outputs except ERR	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5		2.5		2.5		V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3		3		3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2				
			I <sub>OH</sub> = -32 mA	2*				2		
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA	0.55		0.55			V	
			I <sub>OL</sub> = 64 mA	0.55*				0.55		
V <sub>hys</sub>			100						mV	
I <sub>OH</sub>	ERR	V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V	50		50		50		µA	
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±1		±1		±1		µA	
	A or B ports		±100		±100		±100			
I <sub>OZPU</sub> <sup>‡</sup>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, OE <sub>A</sub> or OE <sub>B</sub> = X		±50		±50		±50		µA	
I <sub>OZPD</sub> <sup>‡</sup>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, OE <sub>A</sub> or OE <sub>B</sub> = X		±50		±50		±50		µA	
I <sub>OZH</sub> <sup>§</sup>	V <sub>CC</sub> = 5.5 V, For control input affecting output under test V <sub>IH</sub> = 2.0 V or V <sub>IL</sub> = 0.8 V, V <sub>O</sub> = 2.7 V		10		10		10		µA	
I <sub>OZL</sub> <sup>§</sup>	V <sub>CC</sub> = 5.5 V, For control input affecting output under test V <sub>IH</sub> = 2.0 V or V <sub>IL</sub> = 0.8 V, V <sub>O</sub> = 0.5 V		-10		-10		-10		µA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100		µA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high	50		50		50		µA	
I <sub>O</sub> <sup>¶</sup>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50 -100 -200 <sup>#</sup>			-50 -200 <sup>#</sup>		-50 -200 <sup>#</sup>		mA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	1 250		450		250		
			Outputs low	24 38		38		38		
			Outputs disabled	0.5 250		450		250		
ΔI <sub>CC</sub> <sup>  </sup>	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled	1.5		1.5		1.5		
			Outputs disabled	50		50		50		
Control inputs		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5		1.5		1.5		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		4.5						
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		10.5						

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V.

<sup>‡</sup> This parameter is characterized, but not production tested.

<sup>§</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

<sup>¶</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup> This data sheet limit can vary among suppliers.

<sup>||</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**SN54ABT853, SN74ABT853**  
**8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS**

SCBS198G – FEBRUARY 1991 – REVISED OCTOBER 2010

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

			$V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$			SN54ABT853	SN74ABT853	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration	LE high or low	3.5		3.5		3.5		ns
		CLR low	4		4		4		
$t_{su}$	Setup time	B or PARITY before $\overline{LE}\downarrow$	9.4 <sup>†</sup>		10.2		9.4 <sup>†</sup>		ns
		CLR before $\overline{LE}\downarrow$	2		2		2		
$t_h$	Hold time	B or PARITY after $\overline{LE}\downarrow$	0		0		0		ns
		CLR after $\overline{LE}\downarrow$	3		3		3		

<sup>†</sup> This data sheet limit can vary among suppliers.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$			SN54ABT853	SN74ABT853	UNIT	
			MIN	TYP	MAX	MIN	MAX		
$t_{PLH}$	A or B	B or A	1.2	4.8	1.2	6.4	1.2	5.3	ns
			1	4.8 <sup>†</sup>	1	5.4	1	5.3 <sup>†</sup>	
$t_{PLH}$	A	PARITY	2.1	9.5	2.1	13.3	2.1	11.2	ns
			2.5	9.7	2.5	11	2.5	11	
$t_{PLH}$	$\overline{OEA}$ or $\overline{OEB}$	PARITY	1.8	8.5	1.8	13.6	1.8	10.5	ns
			2.3	8.6	2.3	11.7	2.3	10	
$t_{PLH}$	CLR	ERR	1	5.5	1	6.3	1	6.2	ns
$t_{PLH}$	LE	ERR	1.8	5.1	1.8	6.1	1.8	6	ns
			1 <sup>†</sup>	5.8	1 <sup>†</sup>	6.7	1	6.6	
$t_{PLH}$	B or PARITY	ERR	2	10.1	2	11.8	2	11.7	ns
			2.2 <sup>†</sup>	11.5	2.2 <sup>†</sup>	12.9	2.2 <sup>†</sup>	12.8	
$t_{PZH}$	$\overline{OEA}$ or $\overline{OEB}$	A or B or PARITY	1	5.8 <sup>†</sup>	1	8.8	1	6.7 <sup>†</sup>	ns
			1.5 <sup>†</sup>	5.8	1.5 <sup>†</sup>	9.8	1.5 <sup>†</sup>	6.7	
$t_{PHZ}$	$\overline{OEA}$ or $\overline{OEB}$	A or B or PARITY	1.8 <sup>†</sup>	7.3	1.8 <sup>†</sup>	9.5	1.8 <sup>†</sup>	7.9	ns
			2.1 <sup>†</sup>	7.2	2.1 <sup>†</sup>	8.2	2.1 <sup>†</sup>	8.1	

<sup>†</sup> This data sheet limit can vary among suppliers.

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS





SCBS198G – FEBRUARY 1991 – REVISED OCTOBER 2010

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open

### LOAD CIRCUIT



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

---

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-9674601Q3A	ACTIVE	LCCC	FK	28	1	TBD	Call TI	Call TI	
5962-9674601QKA	ACTIVE	CFP	W	24	1	TBD	Call TI	Call TI	
5962-9674601QLA	ACTIVE	CDIP	JT	24	1	TBD	Call TI	Call TI	
SN74ABT853DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	
SN74ABT853DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74ABT853DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74ABT853DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74ABT853DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74ABT853DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74ABT853DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74ABT853NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74ABT853NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74ABT853PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	
SNJ54ABT853FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54ABT853JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	
SNJ54ABT853W	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54ABT853, SN74ABT853 :**


- Catalog: [SN74ABT853](#)
- Military: [SN54ABT853](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

## TAPE AND REEL INFORMATION


### REEL DIMENSIONS



### TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT853DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT853DWR	SOIC	DW	24	2000	367.0	367.0	45.0

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9674601Q3A	Active	Production	LCCC (FK)   28	42   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9674601Q3A SNJ54ABT 853FK
SN74ABT853DW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT853
SN74ABT853DW.B	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT853
SN74ABT853DWR	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT853
SN74ABT853DWR.B	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT853
SNJ54ABT853FK	Active	Production	LCCC (FK)   28	42   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9674601Q3A SNJ54ABT 853FK

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54ABT853, SN74ABT853 :**


- Catalog : [SN74ABT853](#)
- Military : [SN54ABT853](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT853DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT853DWR	SOIC	DW	24	2000	350.0	350.0	43.0

**TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
SN74ABT853DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74ABT853DW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6

FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

4040140/D 01/11

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




NOTES:


- All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- Falls within JEDEC MS-013 variation AD.

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE

Example Board Layout  
(Note C)Stencil Openings  
(Note D)

Non Solder Mask Define Pad



4209202-5/F 08/13

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Refer to IPC7351 for alternate board design.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025