









**SN74AC564** 

# ZHCSSW4F - NOVEMBER 1995 - REVISED FEBRUARY 2024 SN74AC564 具有三态输出的八路边沿触发式 D 型触发器

# 1 特性

- 工作范围为 2V 至 6V V<sub>CC</sub>
- 输入电压高达 6V
- 电压为 5V 时,t<sub>pd</sub> 最大值为 9ns
- 三态反相输出直接驱动总线
- 针对负载的完全并行访问
- 采用直通架构来优化 PCB 布局


### 2 说明

'AC564 器件是八路边沿触发式 D 型触发器,具有专 门设计用于驱动高容性或较低阻抗负载的反相三态输 出。它们尤其适用于实现缓冲寄存器、I/O 端口、双向 总线驱动器和工作寄存器。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	<b>封装尺寸<sup>(2)</sup></b>	封装尺寸 <sup>(3)</sup>
	DB ( SSOP , 20 )	7.2mm x 7.8mm	7.2mm x 5.30mm
	DW ( SOIC , 20 )	12.80mm x 10.3mm	12.80mm x 7.50mm
SN74AC564	N ( PDIP , 20 )	24.33mm x 9.4mm	24.33mm x 6.35mm
	PW ( TSSOP , 20 )	6.50mm x 6.4mm	6.50mm x 4.40mm

- 有关更多信息,请参阅第10节。 (1)
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。
- 封装尺寸(长×宽)为标称值,不包括引脚。





# **Table of Contents**

1 特性	1
2 说明	1
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	4
4.2 Recommended Operating Conditions	
4.3 Thermal Information	5
4.4 Electrical Characteristics	5
4.5 Timing Requirements, V <sub>CC</sub> = 3.3 V ± 0.3 V	<b>5</b>
4.6 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V	5
4.7 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V	6
4.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	6
4.9 Operating Characteristics	6
5 Parameter Measurement Information	7
6 Detailed Description	8
6.1 Overview	8

6.2 Functional Block Diagram	8
6.3 Device Functional Modes	
7 Application and Implementation	
7.1 Power Supply Recommendations	
7.2 Layout	
8 Device and Documentation Support	
8.1 Documentation Support (Analog)	
8.2 接收文档更新通知	
8.3 支持资源	
8.4 Trademarks	
8.5 静电放电警告	
8.6 术语表	
9 Revision History	
10 Mechanical, Packaging, and Orderable	10
Information	11



# 3 Pin Configuration and Functions




图 3-1. SN74AC564 DB, DW, N, NS, or PW Package (Top View)

表 3-1. Pin Functions

Р	IN	I/O	DESCRIPTION
NAME	NAME NO.		DESCRIPTION
ŌĒ	1	Input	Output enable for all channels, active low
D1	2	Input	Input for channel 1
D2	3	Input	Input for channel 2
D3	4	Input	Input for channel 3
D4	5	Input	Input for channel 4
D5	6	Input	Input for channel 5
D6	7	Input	Input for channel 6
D7	8	Input	Input for channel 7
D8	9	Input	Input for channel 8
GND	10	_	Ground
CLK	11	Input	Clock input for all channels, rising edge triggered
Q8	12	Output	Output for channel 8
Q7	13	Output	Output for channel 7
Q6	14	Output	Output for channel 6
Q5	15	Output	Output for channel 5
Q4	16	Output	Output for channel 4
Q3	17	Output	Output for channel 3
Q2	18	Output	Output for channel 2
Q1	19	Output	Output for channel 1
V <sub>CC</sub>	20	_	Positive supply

Product Folder Links: SN74AC564

提交文档反馈

3



# 4 Specifications

## 4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>1</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I</sub> <sup>2</sup>	Input voltage range		-0.5	V <sub>CC</sub> + 0.5	V
V <sub>O</sub> <sup>2</sup>	Output voltage range		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$(V_I < 0 \text{ or } V_I > V_{CC})$		±20	mA
I <sub>OK</sub>	Output clamp current	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
Io	Continuous output current	$(V_O = 0 \text{ to } V_{CC})$		±50	mA
	Continuous current through V <sub>CC</sub> or C	GND		±200	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 4.2 Recommended Operating Conditions

(over operating free-air temperature range (unless otherwise noted)<sup>1</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	6	V
		V <sub>CC</sub> = 3 V	2.1		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		V
		V <sub>CC</sub> = 5.5 V	3.85		
		V <sub>CC</sub> = 3 V		0.9	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V		1.35	V
		V <sub>CC</sub> = 5.5 V		1.65	
VI	Input voltage		0	V <sub>CC</sub>	V
Vo	Output voltage		0	V <sub>CC</sub>	V
v <sub>0</sub>		V <sub>CC</sub> = 3 V		-12	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 4.5 V		-24	mA
		V <sub>CC</sub> = 5.5 V		-24	
		V <sub>CC</sub> = 3 V		12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V		24	mA
		V <sub>CC</sub> = 5.5 V		24	
Δt/Δν	Input transition rise or fall rate	-1		8	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND for proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Product Folder Links: SN74AC564
English Data Sheet: SCAS551

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 4.3 Thermal Information

		SN74AC564					
	THERMAL METRIC(1)	DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SOP)	PW (TSSOP)	UNIT
		20 PINS					
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	70	58	69	60	126.2	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T <sub>A</sub> =	SN74A	C564	UNIT	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MA	( MIN	MAX	ONII
		3 V	2.9		2.9		
	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		
V		5.5 V	5.4		5.4		V
V <sub>OH</sub>	I <sub>OH</sub> = −12 mA	3 V	2.56		2.46		V
		4.5 V	3.86		3.76		
	I <sub>OH</sub> = −24 mA	5.5 V	4.86		4.76		
		3 V		0.	1	0.1	
	I <sub>OL</sub> = 50 μA	4.5 V		0.	1	0.1	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		5.5 V		0.	1	0.1	V
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V		0.3	3	0.44	V
	1 - 24 mA	4.5 V		0.3	3	0.44	
	I <sub>OL</sub> = 24 mA	4.5 V     3.86       5.5 V     4.86       3 V     0.1       4.5 V     0.1       5.5 V     0.1       3 V     0.36       4.5 V     0.36       5.5 V     0.36       5.5 V     ±0.1       5.5 V     ±0.5	0.44				
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.	1	±1	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.	5	±5	μA
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1	40	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5			pF

## 4.5 Timing Requirements, V<sub>CC</sub> = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V ± 0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		T <sub>A</sub> = 25	5°C	SN74AC56	SN74AC564	
		MIN	MIN MAX MIN MAX		UNIT	
f <sub>clock</sub>	Clock frequency		75		60	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	6		7		ns
t <sub>su</sub>	Setup time, data before CLK †	2.5		3		ns
t <sub>h</sub>	Hold time, data after CLK ↑	2		2		ns

# 4.6 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

voltage	waveloiiis)					
		$T_A = 25$	5°C	SN74AC564		UNIT
		MIN	MAX	MIN	MAX	ONIT
f <sub>clock</sub>	Clock frequency		95		85	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4		5		ns
t <sub>su</sub>	Setup time, data before CLK †	2		2.5		ns

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74AC564

提交文档反馈

5



over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		T <sub>A</sub> = 2	25°C	SN74AC	564	UNIT
		MIN	MAX	MIN	MAX	ONII
1	t <sub>h</sub> Hold time, data after CLK †	2		2		ns

# 4.7 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	EDOM (INIDIIT)	TO (OUTPUT)	T <sub>A</sub> = 25°C		SN74A	UNIT		
PARAWEIER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNII
f <sub>max</sub>			75	-		60		MHz
t <sub>PLH</sub>	CLK	Q	3.5	8.1	14	3.5	15.5	ns
t <sub>PHL</sub>		Q .	3.5	8.2	12.5	3.5	14	115
t <sub>PZH</sub>	OF	Q	2.5	7.2	11.5	2.5	12.5	20
t <sub>PZL</sub>	ŌĒ	Q Q	3	7.7	11	3.5	12	ns
t <sub>PHZ</sub>	ŌĒ	Q	4	8.6	12.5	4.5	13.5	ne
t <sub>PLZ</sub>	) OE		2	7.3	9.5	2.5	10.5	ns

# 4.8 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	EDOM (INDUT)	TO (OUTDUT)	T,	= 25°C		SN74AC	LINUT	
PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
f <sub>max</sub>			95	-		85		MHz
t <sub>PLH</sub>	CLK	Q	2	4.9	10.5	2	11.5	ns
t <sub>PHL</sub>			2	5	9.5	2	10.5	
t <sub>PZH</sub>	ŌĒ	Q	2	5.1	9	2	9.5	no
t <sub>PZL</sub>	OE	Q	1.5	5.2	8.5	2	9.5	ns
t <sub>PHZ</sub>	ŌĒ	<u> </u>	2	5.7	10.5	2	11.5	no
t <sub>PLZ</sub>	OE	Q	1.5	4.8	8	1.5	9	ns

## 4.9 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	50	pF

Product Folder Links: SN74AC564
English Data Sheet: SCAS551


Copyright © 2024 Texas Instruments Incorporated





### **5 Parameter Measurement Information**




LOAD CIRCUIT









C<sub>L</sub> includes probe and jig capacitance.

- VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

图 5-1. Load Circuit and Voltage Waveforms

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open

Product Folder Links: SN74AC564

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

1

## **6 Detailed Description**

#### 6.1 Overview

On the positive transition of the clock (CLK) input, the  $\overline{\mathbb{Q}}$  outputs are set to the inverse logic levels set up at the data (D) inputs.

A buffered output-enable  $(\overline{OE})$  input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

For the specified high-impedance state during power up or power down,  $\overline{OE}$  must be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### 6.2 Functional Block Diagram




图 6-1. Logic Diagram (Positive Logic)

#### 6.3 Device Functional Modes

表 6-1. Function Table (Each Flip-flop)

INPUTS	OUTPUT Q		
ŌĒ	CLK	D	OUTFUT Q
L	1	Н	L
L	1	L	Н
L	H or L	Х	$Q_0$
Н	Х	Х	Z

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74AC564



# 7 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* section. Each  $V_{CC}$  terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1-  $\mu$  F capacitor; if there are multiple  $V_{CC}$  terminals, then TI recommends a 0.01-  $\mu$  F or 0.022-  $\mu$  F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1  $\mu$  F and 1  $\mu$  F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

### 7.2 Layout

#### 7.2.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace, which results in the reflection. Not all PCB traces can be straight; therefore, some traces must turn corners. Layout example for the SN74AC564 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

#### 7.2.2 Layout Example




图 7-1. Layout example for the SN74AC564

Product Folder Links: SN74AC564

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

9



## 8 Device and Documentation Support

### 8.1 Documentation Support (Analog)

#### 8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### 表 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74AC564	Click here	Click here	Click here	Click here	Click here

### 8.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 8.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的使用条款。

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

#### 8.6 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。

#### 9 Revision History

注:以前版本的页码可能与当前版本的页码不同

### Changes from Revision E (August 2023) to Revision F (February 2024)

### Changes from Revision D (October 2003) to Revision E (August 2023)

Page

English Data Sheet: SCAS551

添加了封装信息表、引脚功能表、热信息表、器件功能模式、器件和文档支持部分以及机械、封装和可订购 *信息* 部分......1

> Copyright © 2024 Texas Instruments Incorporated Product Folder Links: SN74AC564



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

11

English Data Sheet: SCAS551



www.ti.com 5-Mar-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AC564DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples
SN74AC564DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples
SN74AC564DWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples
SN74AC564N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74AC564N	Samples
SN74AC564PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC564	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 5-Mar-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Mar-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AC564DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AC564PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Mar-2024




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)
SN74AC564DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74AC564PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Mar-2024


### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AC564DW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AC564DWG4	DW	SOIC	20	25	507	12.83	5080	6.6
SN74AC564N	N	PDIP	20	20	506	13.97	11230	4.32






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司