SDAS192B - APRIL 1982 - REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

These devices contain two independent 4-input positive-NAND gates. They perform the Boolean functions  $Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$  in positive logic.

The SN54ALS20A and SN54AS20 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS20A and SN74AS20 are characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

	INP	UTS		OUTPUT
Α	В	С	D	Υ
Н	Н	Н	Н	L
L	Χ	Χ	X	Н
Х	L	Χ	X	Н
Х	Χ	L	X	Н
Х	Χ	Χ	L	Н


# (TOP VIEW)

SN54ALS20A, SN54AS20 . . . J PACKAGE

SN74ALS20A, SN74AS20 . . . D OR N PACKAGE




## SN54ALS20A, SN54AS20 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


#### logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

#### logic diagram (positive logic)



## SN54ALS20A, SN54AS20, SN74ALS20A, SN74AS20 DUAL 4-INPUT POSITIVE-NAND GATES

SDAS192B - APRIL 1982 - REVISED DECEMBER 1994

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS20A	
SN74ALS20A	0°C to 70°C
Storage temperature range	-65°C to 150°C

#### recommended operating conditions

		SN54ALS20A SN74ALS2			74ALS20	)A			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	2			2			V	
.,	Level book Secret college			0.8‡			8.0	.,	
VIL	Low-level input voltage			0.7§				V	
loh	High-level output current			-0.4			-0.4	mA	
loL	Low-level output current			4			8	mA	
TA	Operating free-air temperature	-55		125	0		70	°C	

<sup>‡</sup> Applies over temperature range –55°C to 70°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			54ALS2	0A	SN	74ALS20	)A	
PARAMETER	TEST CO	ONDITIONS	MIN	TYP¶	MAX	MIN	TYP¶	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.5			-1.5	V
VOH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		V
V	V 45V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	\/
VOL	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA					0.35	0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lін	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>IL</sub>	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.4 V$			-0.1			-0.1	mA
10 <sup>#</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		0.22	0.4		0.22	0.4	mA
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		0.81	1.5		0.81	1.5	mA

<sup>¶</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>§</sup> Applies over temperature range 70°C to 125°C

<sup>#</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## SN54ALS20A, SN54AS20, SN74ALS20A, SN74AS20 DUAL 4-INPUT POSITIVE-NAND GATES

SDAS192B - APRIL 1982 - REVISED DECEMBER 1994

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	UNIT			
			SN54ALS20A		SN74ALS20A		
			MIN	MAX	MIN	MAX	
tpLH	A, B, C, or D	V	1	12.5	3	11	20
t <sub>PHL</sub>	A, B, C, 01 D	· '	1	11	3	10	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	
Operating free-air temperature range, T <sub>A</sub> : SN54AS20	–55°C to 125°C
SN74AS20	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54AS20 SN74AS20			0			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.8			0.8	V
loh	High-level output current			-2			-2	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752		TEST CONDITIONS			0	S			
PARAMETER	IESI C	ONDITIONS	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	VCC -	2		VCC -2	2		V
VOL	V <sub>CC</sub> = 4.5 V,	$I_{OL} = 20 \text{ mA}$		0.35	0.5		0.35	0.5	V
IĮ	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lН	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 2.7 \text{ V}$			20			20	μΑ
Ι <sub>ΙL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.5			-0.5	mA
ΙΟ <sup>¶</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
Іссн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0		1	1.6		1	1.6	mA
ICCL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 4.5 V		5.4	8.7		5.4	8.7	mA

<sup>§</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



## SN54ALS20A, SN54AS20, SN74ALS20A, SN74AS20 DUAL 4-INPUT POSITIVE-NAND GATES


SDAS192B - APRIL 1982 - REVISED DECEMBER 1994

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	V, AS20	UNIT		
			MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A, B, C, or D	V	1	5.5	1	5	ns
<sup>t</sup> PHL	А, Б, С, ОГ Б	1	1	5	1	4.5	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



www.ti.com

11-Nov-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8858901DA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8858901DA SNJ54ALS20AW
JM38510/37003BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 37003BCA
JM38510/37003BCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 37003BCA
M38510/37003BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 37003BCA
SN74ALS20AD	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	0 to 70	ALS20A
SN74ALS20ADR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS20A
SN74ALS20ADR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS20A
SN74ALS20AN	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74ALS20AN
SN74ALS20AN.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74ALS20AN
SN74ALS20ANSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS20A
SN74ALS20ANSR.A	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS20A
SN74AS20D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS20
SN74AS20D.A	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	AS20
SN74AS20N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74AS20N
SN74AS20N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74AS20N
SNJ54ALS20AFK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54ALS 20AFK
SNJ54ALS20AFK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54ALS 20AFK
SNJ54ALS20AJ	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54ALS20AJ
SNJ54ALS20AJ.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54ALS20AJ
SNJ54ALS20AW	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8858901DA SNJ54ALS20AW
SNJ54ALS20AW.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8858901DA SNJ54ALS20AW
SNJ54AS20J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54AS20J
SNJ54AS20J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54AS20J

11-Nov-2025

www.ti.com

- (1) Status: For more details on status, see our product life cycle.
- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS20A, SN54AS20, SN74ALS20A, SN74AS20:

Catalog: SN74ALS20A, SN74AS20

Military: SN54ALS20A, SN54AS20


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS20ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74ALS20ANSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

www.ti.com 23-Jul-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS20ADR	SOIC	D	14	2500	353.0	353.0	32.0
SN74ALS20ANSR	SOP	NS	14	2000	353.0	353.0	32.0



**PACKAGE MATERIALS INFORMATION** 

23-Jul-2025

#### **TUBE**

www.ti.com




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-8858901DA	W	CFP	14	25	506.98	26.16	6220	NA
SN74ALS20AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74ALS20AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74ALS20AN.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74ALS20AN.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS20D	D	SOIC	14	50	506.6	8	3940	4.32
SN74AS20D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74AS20N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS20N	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS20N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74AS20N.A	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54ALS20AFK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ALS20AFK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54ALS20AW	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54ALS20AW.A	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch


LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G






CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025