SCLS518A - AUGUST 2003 - REVISED APRIL 2008

- **Qualified for Automotive Applications**
- **ESD Protection Exceeds 1500 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Wide Operating Voltage Range of 2 V to 6 V
- **Outputs Can Drive Up To 10 LSTTL Loads**
- Low Power Consumption, 80-µA Max I_{CC}
- Typical $t_{pd} = 13 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- **Complementary Outputs**
- **Direct Overriding Load (Data) Inputs**
- **Gated Clock Inputs**
- Parallel-to-Serial Data Conversion

D OR PW PACKAGE (TOP VIEW) 16 V_{CC} SH/LD CLK [15 CLK INH E **∏** 3 14 D F **∏** 4 13**∏** C 12 B G 🛮 5 11 🛮 A Н 10 SER $\overline{Q}_H []7$ 9 🛮 Q_H GND 8

description/ordering information

The SN74HC165 is an 8-bit parallel-load shift register that, when clocked, shift the data toward a serial (Q_H) output. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The SN74HC165 also features a clock-inhibit (CLK INH) function and a complementary serial (\overline{Q}_H) output.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

ORDERING INFORMATION[†]

TA	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 / 40500	SOIC - D	Tape and reel	SN74HC165QDRQ1	HC165Q1
-40°C to 125°C	TSSOP - PW	Tape and reel	SN74HC165QPWRQ1	HC165Q1

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.


SCLS518A - AUGUST 2003 - REVISED APRIL 2008

FUNCTION TABLE


	INPUT	S	
SH/LD	CLK	CLK INH	FUNCTION
L	Χ	Х	Parallel load
Н	Н	Χ	No change
Н	Χ	Н	No change
Н	L	\uparrow	Shift [†]
Н	\uparrow	L	Shift [†]

[†]Shift = content of each internal register shifts toward serial output Q_H. Data at SER is shifted into the first register.

logic diagram (positive logic)



typical shift, load, and inhibit sequence



SCLS518A - AUGUST 2003 - REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	\dots $-0.5\ V$ to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	73°C/W
PW package	108°C/W
Storage temperature range, T _{Sto}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			
\vee_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			V
		V _C C = 6 V	4.2			
		V _{CC} = 2 V			0.5	
٧ _{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 6 V			1.8	
٧ _I	Input voltage		0		VCC	V
٧o	Output voltage		0		VCC	V
		V _{CC} = 2 V			1000	
$\Delta t/\Delta v^{\ddagger}$	Input transition rise/fall time	V _{CC} = 4.5 V			500	ns
		V _{CC} = 6 V			400	
TA	Operating free-air temperature		-40		125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

SN74HC165-Q1 8-BIT PARALLEL-LOAD SHIFT REGISTER

SCLS518A - AUGUST 2003 - REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	TEGT 00.11	NITION O		Т	A = 25°C	;			
PARAMETER	TEST CONI	DITIONS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
		2	2 V	1.9	1.998		1.9		
	VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		
Voн			6 V	5.9	5.999		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		
			2 V		0.002	0.1		0.1	
		$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1	
VoL	VI = VIH or VIL		6 V		0.001	0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4	
lį	VI = VCC or 0		6 V	·	±0.1	±100		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8	_	160	μΑ
Ci			2 V to 6 V		3	10		10	pF

SN74HC165-Q1 8-BIT PARALLEL-LOAD SHIFT REGISTER

SCLS518A - AUGUST 2003 - REVISED APRIL 2008

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T _A =	25°C			
			VCC	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2	
fclock	Clock frequency		4.5 V		31		21	MHz
			6 V		36		25	
			2 V	80		120		
		SH/LD low	4.5 V	16		24		
	Dule e duretie e			14		20		
t _W	Pulse duration			80		120		ns
		CLK high or low	4.5 V	16		24		
			6 V	14		20		
			2 V	80		120		
		SH/LD high before CLK↑	4.5 V	16		24		
			6 V	14		20		
			2 V	40		60		
		SER before CLK↑	4.5 V	8		12		
				7		10		
				100		150		
t _{su}	Setup time	CLK INH low before CLK↑	4.5 V	20		30		ns
			6 V	17		25		
			2 V	40		60		
		CLK INH high before CLK↑	4.5 V	8		12		
			6 V	7		10		
			2 V	100		150		
		Data before SH/LD↓	4.5 V	20		30		
			6 V	17		26		
			2 V	5		5		
		SER data after CLK↑	4.5 V	5		5		
	Halden		6 V	5		5		
th	Hold time		2 V	5		5		ns
		PAR data after SH/LD↓	4.5 V	5		5		
			6 V	5		5		

SN74HC165-Q1 8-BIT PARALLEL-LOAD SHIFT REGISTER

SCLS518A - AUGUST 2003 - REVISED APRIL 2008


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то	.,	T,	4 = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	vcc	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	6	13		4.2		
f _{max}			4.5 V	31	50		21		MHz
			6 V	36	62		25		
			2 V		80	150		225	
	SH/LD	Q_H or \overline{Q}_H	4.5 V		20	30		45	ns
			6 V		16	26		38	
	CLK		2 V		75	150		225	
^t pd		Q _H or $\overline{\mathbb{Q}}_{H}$	4.5 V		15	30		45	
·			6 V		13	26		38	
			2 V		75	150		225	
	Н	Q_H or \overline{Q}_H	4.5 V		15	30		45]
			6 V		13	26		38	
			2 V		38	75		110	
t _t		Any	4.5 V		8	15		22	ns
			6 V		6	13		19	

operating characteristics, $T_A = 25^{\circ}C$

		PARAMETER	TEST CONDITIONS	TYP	UNIT
ſ	C _{pd}	Power dissipation capacitance	No load	75	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 6 \ ns$, $t_f = 6 \ ns$.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 1-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74HC165QDRQ1	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165QQ1
SN74HC165QDRQ1.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165QQ1
SN74HC165QPWRG4Q1	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1
SN74HC165QPWRG4Q1.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1
SN74HC165QPWRG4Q1.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
SN74HC165QPWRQ1	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1
SN74HC165QPWRQ1.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC165Q1

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 1-Nov-2025

OTHER QUALIFIED VERSIONS OF SN74HC165-Q1:

● Enhanced Product : SN74HC165-EP

• Military : SN54HC165

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Enhanced Product - Supports Defense, Aerospace and Medical Applications


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC165QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC165QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC165QDRQ1	SOIC	D	16	2500	353.0	353.0	32.0
SN74HC165QPWRG4Q1	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74HC165QPWRQ1	TSSOP	PW	16	2000	353.0	353.0	32.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025