







**SN74HCS373** 

ZHCSP26A - OCTOBER 2021 - REVISED DECEMBER 2022

# 具有施密特触发输入和三态输出的 SN74HCS373 八路透明 D 型锁存器

### 1 特性

- 宽工作电压范围: 2V 至 6V
- 施密特触发输入可实现慢速或高噪声输入信号
- 低功耗
  - I<sub>CC</sub> 典型值为 100nA
  - 输入漏电流典型值为 ±100nA
- 电压为 6V 时,输出驱动为 ±7.8mA
- 更宽泛的工作环境温度范围: -40°C至+125°C,  $T_A$

### 2 应用

- 并行数据存储
- 数字总线缓冲器


### 3 说明

SN74HCS373 包含八路 D 类锁存器。所有输入均包括 施密特触发架构。所有通道共享锁存器使能 (LE) 输入 和输出使能 (OE) 输入。

#### 器件信息

	ישי בון ון אור	
器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
SN74HCS373	RKS (VQFN, 20)	4.50 mm × 2.50 mm
	DGS (VSSOP, 20)	5.10 mm × 3.00 mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。



施密特触发输入的优势



### **Table of Contents**

1 特性	1	8.2 Functional Block Diagram	9
2 应用		8.3 Feature Description	
- ፫/.7. 3 说明		8.4 Device Functional Modes	10
4 Revision History		9 Application and Implementation	11
5 Pin Configuration and Functions		9.1 Application Information	11
Pin Functions		9.2 Typical Application	11
6 Specifications		10 Power Supply Recommendations	14
6.1 Absolute Maximum Ratings		11 Layout	14
6.2 ESD Ratings		11.1 Layout Guidelines	14
6.3 Recommended Operating Conditions		11.2 Layout Example	14
6.4 Thermal Information		12 Device and Documentation Support	15
6.5 Electrical Characteristics		12.1 Documentation Support	15
6.6 Timing Characteristics		12.2 接收文档更新通知	15
6.7 Switching Characteristics		12.3 支持资源	15
6.8 Operating Characteristics		12.4 Trademarks	
6.9 Typical Characteristics		12.5 静电放电警告	15
7 Parameter Measurement Information		12.6 术语表	
8 Detailed Description		13 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	16


4 Revision History 注:以前版本的页码可能与当前版本的页码不同

С	Changes from Revision * (October 2021) to Revision A (December 2022)	Page
•	将"应用信息"更改为"量产数据"	
•	向器件信息表添加了 DGS 器件	1
•	Added DGS (VSSOP) Package Information	3
•	Added DGS package Thermal Information	4
•	Updated the Detailed Design Procedure section	13

Product Folder Links: SN74HCS373



# **5 Pin Configuration and Functions**






图 5-1. DGS Package 20-Pin VSSOP Top View

### **Pin Functions**

PIN I/O DESCRIPTION		1/0	DESCRIPTION	
		DESCRIPTION		
ŌĒ	1	Input	Output enable, active low	
1Q	2	Output	utput for channel 1	
1D	3	Input	Input for channel 1	
2D	4	Input	Input for channel 2	
2Q	5	Output	Output for channel 2	
3Q	6	Output	Output for channel 3	
3D	7	Input	Input for channel 3	
4D	8	Input	Input for channel 4	
4Q	9	Output	Output for channel 4	
GND	10	_	Ground	
LE	11	Input	Latch enable	
5Q	12	Output	Output for channel 5	
5D	13	Input	Input for channel 5	
6D	14	Input	Input for channel 6	
6Q	15	Output	Output for channel 6	
7Q	16	Output	Output for channel 7	
7D	17	Input	Input for channel 7	
8D	18	Input	Input for channel 8	
8Q	19	Output	Output for channel 8	
V <sub>CC</sub>	20	_	Postive supply	
Therma	al Pad <sup>(1)</sup>	_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.	

(1) RKS package only.

English Data Sheet: SCLS878



### **6 Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup> $V_I < 0$ or $V_I > V_{CC}$			±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±35	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND	·		±70	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±4000	V
	Lieutiostatic discriarge	Charged-device model (CDM), per ANSI/ESDA/ JEDEC JS-002 <sup>(2)</sup>	±1500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	6	V
VI	Input voltage	0	V <sub>CC</sub>	V
Vo	Output voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Ambient temperature	- 40	125	°C

### 6.4 Thermal Information

THERMAL METRIC(1)		SN74H		
		RKS (VQFN)	DGS (VSSOP)	UNIT
		20 PINS	20 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	83.2	130.6	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	82.6	68.7	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	57.4	85.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	14.5	10.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	56.4	85.0	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	40.0	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.5 Electrical Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CC	NDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT		
				2 V	0.7		1.5			
$V_{T+}$	Positive switching threshold			4.5 V	1.7		3.15	V		
				6 V	2.1		4.2			
				2 V	0.3	-	1			
V <sub>T-</sub>	Negative switching threshold			4.5 V	0.9		2.2	V		
				6 V	1.2		3			
				2 V	0.2		1			
ΔV <sub>T</sub>	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )			4.5 V	0.4		1.4	V		
				6 V	0.6	-	1.6			
	High-level output voltage				I <sub>OH</sub> = -20 μA	2 V to 6 V	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.002		
V <sub>OH</sub>		$V_I = V_{IH}$ or $V_{IL}$	I <sub>OH</sub> = -6 mA	4.5 V	4	4.3		v		
			I <sub>OH</sub> = -7.8 mA	6 V	5.4	5.75				
			I <sub>OL</sub> = 20 μA	2 V to 6 V		0.002	0.1			
V <sub>OL</sub>	Low-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 6 mA	4.5 V		0.18	0.3	V		
			I <sub>OL</sub> = 7.8 mA	6 V		0.22	0.33			
I <sub>I</sub>	Input leakage current	$V_I = V_{CC}$ or 0		6 V		±100	±1000	nA		
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V		0.1	2	μA		
Ci	Input capacitance			2 V to 6 V			5	pF		

# **6.6 Timing Characteristics**

over operating free-air temperature range (unless otherwise noted), C<sub>L</sub> = 50 pF

	PARAMETER	CONDITION	V <sub>cc</sub>	MIN MA	X UNIT
			2 V	12	
t <sub>w</sub>	Pulse duration	LE high	4.5 V	6	ns
			6 V	6	
		Data before LE ↓	2 V	18	
t <sub>su</sub>	Setup time		4.5 V	6	ns
			6 V	6	
			2 V	0	
t <sub>h</sub>	Hold time, Data before LE ↓		4.5 V	0	ns
			6 V	0	




图 6-1. Timing diagram

### **6.7 Switching Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information*.  $C_L$  = 50 pF.

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	MIN TYP	MAX	UNIT
				2 V	14.6	19.4	
t <sub>t</sub>	Transition-time		Any Q	4.5 V	7.7	9.6	ns
				6 V	7.4	10.4	
				2 V	24.5	33	
		D	Q	4.5 V	9.9	14	
	Propogation delay			6 V	9.6	11	ns
t <sub>pd</sub>			Any Q	2 V	24.5	33	
		LE		4.5 V	9.9	14	
				6 V	9.6	11	
				2 V	15	44	
t <sub>en</sub>	Enable time	ŌĒ	Any Q	4.5 V	7	22	ns
				6 V	6	18	
			Any Q	2 V	12	30	
t <sub>dis</sub>	Disable time	ŌĒ	Any Q	4.5 V	9	20	ns
			Any Q	6 V	8	19	

### **6.8 Operating Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	No load		20		pF

Product Folder Links: SN74HCS373

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### **6.9 Typical Characteristics**

 $T_A = 25^{\circ}C$ 




图 6-2. Output Driver Resistance in LOW State




图 6-4. Supply Current Across Input Voltage, 2-, 2.5-, and 3.3-V Supply




图 6-3. Output Driver Resistance in HIGH State




图 6-5. Supply Current Across Input Voltage, 4.5-, 5-, and 6-V Supply




#### 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 2.5 ns.

For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

### 图 7-1. Load Circuit for 3-State Outputs




图 7-3. Voltage Waveforms, Setup and Hold Times




图 7-5. Voltage Waveforms Propagation Delays






图 7-2. Voltage Waveforms, Pulse Duration



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

#### 图 7-4. Voltage Waveforms Propagation Delays



(1) The greater between  $t_r$  and  $t_f$  is the same as  $t_t$ .

图 7-6. Voltage Waveforms, Input and Output
Transition Times

Submit Document Feedback

### 8 Detailed Description

#### 8.1 Overview

The SN74HCS373 contains eight D-type latches. All inputs include Schmitt-trigger architecture. All channels share a latch enable (LE) and output enable (OE) input.

When the latch is enabled (LE is high), data is allowed to pass through from the D inputs to the Q outputs.

When the latch is disabled (LE is low), the Q outputs hold the last state they had regardless of changes at the D inputs.


If the latch enable (LE) input is held low during startup, the output state of all channels is unknown until the latch enable (LE) input is driven high with valid input signals at all data (D) inputs.

When the outputs are enabled (OE is low), the outputs are actively driving low or high.

When the outputs are disabled (OE is high), the outputs are set into the high-impedance state.

The active low output enable  $(\overline{OE})$  does not have any impact on the stored state in the latches.

### 8.2 Functional Block Diagram



#### 8.3 Feature Description

### 8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-State outputs. The three states that these outputs can be in are driving high, driving low, and high impedance. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10 k $\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

English Data Sheet: SCLS878

### 8.3.2 CMOS Schmitt-Trigger Inputs

This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using Ohm's law  $(R = V \div I)$ .

The Schmitt-trigger input architecture provides hysteresis as defined by  $\Delta V_T$  in the *Electrical Characteristics* table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs with slow transitioning signals will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.

### 8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical Placement of Clamping Diodes for Each Input and Output.

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.4 Device Functional Modes

表 8-1. Function Table

	OUTPUT <sup>(2)</sup>				
ŌĒ	LE	D	Q		
L	Н	L	L		
L	Н	Н	Н		
L	L	Х	Q <sub>0</sub> (3)		
Н	Х	Х	Z		

(1) L = input low, H = input high, ↑ = input transitioning from low to high, ↓ = input transitioning from high to low, X = don't care

Product Folder Links: SN74HCS373

- (2) L = output low, H = output high, Q<sub>0</sub> = previous state, Z = high impedance
- (3) At startup, Q<sub>0</sub> is unknown



### 9 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

In this application, the SN74HCS373 is used to control an 8-bit data bus.

Outputs can be held in the high-impedance state, held in the last known state, or change together with the data inputs, depending on the control inputs at LE and  $\overline{\text{OE}}$  coming from the bus controller.

### 9.2 Typical Application




图 9-1. Typical Application Block Diagram

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS373 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS373 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCS373 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74HCS373 can drive a load with total resistance described by  $R_L \geqslant V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

### **CAUTION**

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 输入注意事项

输入信号必须超过  $V_{t-(min)}$  才能被视为逻辑低电平,超过  $V_{t+(max)}$  才能被视为逻辑高电平。不要超过*绝对最大额定值* 中的最大输入电压范围。

未使用的输入必须端接至  $V_{CC}$  或地。如果输入完全不使用,则可以直接端接未使用的输入,如果有时要使用输入,但并非始终使用,则可以使用上拉或下拉电阻器连接输入。上拉电阻用于默认高电平状态,下拉电阻用于默认低电平状态。控制器的驱动电流、进入 SN74HCS373 的漏电流(如*电气特性* 中所规定)以及所需输入转换率会限制电阻大小。由于这些因素,通常使用 10k Ω 的电阻值。

SN74HCS373 由于具有施密特触发输入,因而没有输入信号转换速率要求。

具有施密特触发输入的另一个优势是能够抑制噪声。振幅足够大的噪声仍然会导致问题。要了解噪声大到什么程度才是过大,请参考*电气特性* 中的  $\Delta V_{T(min)}$ 。此迟滞值将提供峰峰值限制。

与标准 CMOS 输入不同,施密特触发输入可以保持在任何有效值,而不会导致功耗大幅增加。将输入保持在 V<sub>CC</sub> 或地以外的值所导致的典型附加电流绘制在 典型特性 中。

有关此器件的输入的附加信息,请参阅特性描述部分。

English Data Sheet: SCLS878

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

#### 9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS373 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})$   $\Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M  $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

#### 9.2.3 Application Curve




图 9-2. Example Timing Diagram for One Channel

### 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-  $\mu$  F and 1-  $\mu$  F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

### 11 Layout

### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

### 11.2 Layout Example




图 11-1. Example layout for the SN74HCS373 in the RKS Package

English Data Sheet: SCLS878

### 12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, HCMOS Design Considerations application report (SCLA007)
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report (SDYA009)
- · Texas Instruments, Designing With Logic application report

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SCLS878

### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司



www.ti.com 23-Dec-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCS373DGSR	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HS373	Samples
SN74HCS373RKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS373	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Dec-2022

#### OTHER QUALIFIED VERSIONS OF SN74HCS373:

Automotive: SN74HCS373-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Dec-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCS373DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74HCS373RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1

www.ti.com 24-Dec-2022




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCS373DGSR	VSSOP	DGS	20	5000	356.0	356.0	35.0
SN74HCS373RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司