



## FEATURES

- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V  $V_{CC}$  Operation
- Max  $t_{pd}$  of 7.6 ns at 5 V
- Typical  $V_{OLP}$  (Output Ground Bounce)  $<0.8$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot)  $>2.3$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Support Mixed-Mode Voltage Operation on All Ports
- $I_{off}$  Supports Partial-Power Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)



RGY PACKAGE  
(TOP VIEW)



## DESCRIPTION/ORDERING INFORMATION

The SN74LV138AT is a 3-line to 8-line decoder/demultiplexer, designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of the decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

### ORDERING INFORMATION

| $T_A$          | PACKAGE <sup>(1)</sup> |              | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|--------------|-----------------------|------------------|
| –40°C to 125°C | QFN – RGY              | Reel of 1000 | SN74LV138ATRGYR       | VV138AT          |
|                | SOIC – D               | Tube of 40   | SN74LV138ATD          | LV138AT          |
|                |                        | Reel of 2500 | SN74LV138ATDR         |                  |
|                | SOP – NS               | Reel of 2000 | SN74LV138ATNSR        | 74LV138AT        |
|                | SSOP – DB              | Reel of 2000 | SN74LV138ATDBR        | LV138AT          |
|                | TVSOP – DGV            | Reel of 2000 | SN74LV138ATDGV        | LV138AT          |
|                |                        | Tube of 90   | SN74LV138ATPW         | LV138AT          |
|                |                        | Reel of 2000 | SN74LV138ATPWR        |                  |
|                | TSSOP – PW             | Reel of 250  | SN74LV138ATPWT        |                  |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN74LV138AT

## 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCLS691–AUGUST 2005

### DESCRIPTION/ORDERING INFORMATION (CONTINUED)


The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1,  $\overline{G2A}$ ,  $\overline{G2B}$ ) select one of eight output lines. The two active-low ( $\overline{G2A}$ ,  $\overline{G2B}$ ) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

This device is fully specified for partial-power-down application using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

**FUNCTION TABLE**

| ENABLE INPUTS |                  |                  | SELECT INPUTS |   |   | OUTPUTS |    |    |    |    |    |    |    |
|---------------|------------------|------------------|---------------|---|---|---------|----|----|----|----|----|----|----|
| G1            | $\overline{G2A}$ | $\overline{G2B}$ | C             | B | A | Y0      | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| X             | H                | X                | X             | X | X | H       | H  | H  | H  | H  | H  | H  | H  |
| X             | X                | H                | X             | X | X | H       | H  | H  | H  | H  | H  | H  | H  |
| L             | X                | X                | X             | X | X | H       | H  | H  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | L | L | L       | H  | H  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | L | H | H       | L  | H  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | H | L | H       | H  | L  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | H | H | H       | H  | H  | L  | H  | H  | H  | H  |
| H             | L                | L                | L             | H | L | H       | H  | H  | H  | L  | H  | H  | H  |
| H             | L                | L                | H             | L | H | H       | H  | H  | H  | H  | L  | H  | H  |
| H             | L                | L                | H             | H | L | H       | H  | H  | H  | H  | H  | L  | H  |
| H             | L                | L                | H             | H | H | H       | H  | H  | H  | H  | H  | H  | L  |

**LOGIC DIAGRAM (POSITIVE LOGIC)**



# SN74LV138AT

## 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCLS691–AUGUST 2005

### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|               |                                            | MIN                         | MAX            | UNIT    |
|---------------|--------------------------------------------|-----------------------------|----------------|---------|
| $V_{CC}$      | Supply voltage                             | −0.5                        | 7              | V       |
| $V_I$         | Input voltage range <sup>(2)</sup>         | −0.5                        | 7              | V       |
| $V_O$         | Output voltage range <sup>(2)(3)</sup>     | −0.5                        | $V_{CC} + 0.5$ | V       |
| $I_{IK}$      | Input clamp current                        | $V_I < 0$                   |                | −20 mA  |
| $I_{OK}$      | Output clamp current                       | $V_O < 0$ or $V_O > V_{CC}$ |                | ±50 mA  |
| $I_O$         | Continuous output current                  | $V_O = 0$ to $V_{CC}$       |                | ±25 mA  |
|               | Continuous current through $V_{CC}$ or GND |                             |                | ±50 mA  |
| $\theta_{JA}$ | Package thermal impedance                  | D package <sup>(4)</sup>    |                | 73 °C/W |
|               |                                            | DB package <sup>(4)</sup>   |                | 82      |
|               |                                            | DGV package <sup>(4)</sup>  |                | 120     |
|               |                                            | NS package <sup>(4)</sup>   |                | 64      |
|               |                                            | PW package <sup>(4)</sup>   |                | 108     |
|               |                                            | RGY package <sup>(5)</sup>  |                | 39      |
| $T_{stg}$     | Storage temperature range                  | −65                         | 150            | °C      |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited of 5.5 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.
- (5) The package thermal impedance is calculated in accordance with JESD 51-5.

### Recommended Operating Conditions<sup>(1)</sup>

|                     |                                    |                           | MIN | MAX      | UNIT |
|---------------------|------------------------------------|---------------------------|-----|----------|------|
| $V_{CC}$            | Supply voltage                     |                           | 4.5 | 5.5      | V    |
| $V_{IH}$            | High-level input voltage           | $V_{CC} = 4.5$ V to 5.5 V | 2   |          | V    |
| $V_{IL}$            | Low-level input voltage            | $V_{CC} = 4.5$ V to 5.5 V |     | 0.8      | V    |
| $V_I$               | Input voltage                      |                           | 0   | 5.5      | V    |
| $V_O$               | Output voltage                     |                           | 0   | $V_{CC}$ | V    |
| $I_{OH}$            | High-level output current          | $V_{CC} = 4.5$ V to 5.5 V |     | −12      | mA   |
| $I_{OL}$            | Low-level output current           | $V_{CC} = 4.5$ V to 5.5 V |     | 12       | mA   |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 4.5$ V to 5.5 V |     | 20       | ns/V |
| $T_A$               | Operating free-air temperature     |                           | −40 | 125      | °C   |

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER                       | TEST CONDITIONS                                               | V <sub>CC</sub> | T <sub>A</sub> = 25°C |     |      | T <sub>A</sub> = –40°C to 85°C |      | T <sub>A</sub> = –40°C to 125°C |      | UNIT |
|---------------------------------|---------------------------------------------------------------|-----------------|-----------------------|-----|------|--------------------------------|------|---------------------------------|------|------|
|                                 |                                                               |                 | MIN                   | TYP | MAX  | MIN                            | MAX  | MIN                             | MAX  |      |
| V <sub>OH</sub>                 | I <sub>OH</sub> = –50 µA                                      | 4.5 V           | 4.4                   | 4.5 |      | 4.4                            |      | 4.4                             |      | V    |
|                                 | I <sub>OH</sub> = –12 mA                                      | 4.5 V           | 3.8                   |     |      | 3.8                            |      | 3.8                             |      |      |
| V <sub>OL</sub>                 | I <sub>OL</sub> = 50 µA                                       | 4.5 V           |                       | 0   | 0.1  |                                | 0.1  |                                 | 0.1  | V    |
|                                 | I <sub>OL</sub> = 12 mA                                       | 4.5 V           |                       |     | 0.55 |                                | 0.55 |                                 | 0.55 |      |
| I <sub>I</sub>                  | V <sub>I</sub> = 5.5 V or GND                                 | 0 to 5.5 V      |                       |     | ±0.1 |                                | ±1   |                                 | ±1   | µA   |
| I <sub>CC</sub>                 | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0   | 5.5 V           |                       |     | 2    |                                | 20   |                                 | 20   | µA   |
| ΔI <sub>CC</sub> <sup>(1)</sup> | One input at 3.4 V,<br>Other inputs at V <sub>CC</sub> or GND | 5.5 V           |                       |     | 1.35 |                                | 1.5  |                                 | 1.5  | mA   |
| I <sub>off</sub>                | V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V                 | 0               |                       |     | 0.5  |                                | 5    |                                 | 5    | µA   |
| C <sub>i</sub>                  | V <sub>I</sub> = V <sub>CC</sub> or GND                       |                 |                       | 4   | 10   |                                | 10   |                                 | 10   | pF   |

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## Switching Characteristics

over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see [Figure 1](#))


| PARAMETER       | FROM (INPUT)                         | TO (OUTPUT) | LOAD CAPACITANCE       | T <sub>A</sub> = 25°C |     |      | T <sub>A</sub> = –40°C to 85°C |      | T <sub>A</sub> = –40°C to 125°C |     | UNIT |
|-----------------|--------------------------------------|-------------|------------------------|-----------------------|-----|------|--------------------------------|------|---------------------------------|-----|------|
|                 |                                      |             |                        | MIN                   | TYP | MAX  | MIN                            | MAX  | MIN                             | MAX |      |
| t <sub>pd</sub> | A, B, or C                           | Y           | C <sub>L</sub> = 15 pF | 2.7                   | 7.6 | 10.4 | 1                              | 12   | 1                               | 13  | ns   |
|                 | G1                                   |             |                        | 2.5                   | 6.6 | 9.1  | 1                              | 10.5 | 1                               | 12  |      |
|                 | $\overline{G2A}$ or $\overline{G2B}$ |             |                        | 2.8                   | 7   | 9.6  | 1                              | 11   | 1                               | 12  |      |
| t <sub>pd</sub> | A, B, or C                           | Y           | C <sub>L</sub> = 50 pF | 3.9                   | 8.1 | 11.4 | 1                              | 13   | 1                               | 14  | ns   |
|                 | G1                                   |             |                        | 3.7                   | 7.1 | 10.1 | 1                              | 11.5 | 1                               | 12  |      |
|                 | G2A or G2B                           |             |                        | 4                     | 7.5 | 10.6 | 1                              | 12   | 1                               | 13  |      |

## Operating Characteristics


V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

| PARAMETER       |                               | TEST CONDITIONS         |            | TYP | UNIT |
|-----------------|-------------------------------|-------------------------|------------|-----|------|
| C <sub>pd</sub> | Power dissipation capacitance | C <sub>L</sub> = 50 pF, | f = 10 MHz | 79  | pF   |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR  
TOTEM-POLE OUTPUTS




LOAD CIRCUIT FOR  
3-STATE AND OPEN-DRAIN OUTPUTS


| TEST              | S1       |
|-------------------|----------|
| $t_{PLH}/t_{PHL}$ | Open     |
| $t_{PLZ}/t_{PZL}$ | $V_{CC}$ |
| $t_{PHZ}/t_{PZH}$ | GND      |
| Open Drain        | $V_{CC}$ |




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 3\text{ ns}$ ,  $t_f \leq 3\text{ ns}$ .
  - The outputs are measured one at a time, with one input transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable part number           | Status<br>(1) | Material type<br>(2) | Package   Pins   | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|---------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">SN74LV138ATD</a>    | Obsolete      | Production           | SOIC (D)   16    | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | LV138AT             |
| <a href="#">SN74LV138ATDBR</a>  | Active        | Production           | SSOP (DB)   16   | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| SN74LV138ATDBR.A                | Active        | Production           | SSOP (DB)   16   | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| <a href="#">SN74LV138ATDGVR</a> | Active        | Production           | TVSOP (DGV)   16 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| SN74LV138ATDGVR.A               | Active        | Production           | TVSOP (DGV)   16 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| <a href="#">SN74LV138ATDR</a>   | Active        | Production           | SOIC (D)   16    | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| SN74LV138ATDR.A                 | Active        | Production           | SOIC (D)   16    | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| <a href="#">SN74LV138ATPW</a>   | Obsolete      | Production           | TSSOP (PW)   16  | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | LV138AT             |
| <a href="#">SN74LV138ATPWR</a>  | Active        | Production           | TSSOP (PW)   16  | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| SN74LV138ATPWR.A                | Active        | Production           | TSSOP (PW)   16  | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | LV138AT             |
| <a href="#">SN74LV138ATPWT</a>  | Obsolete      | Production           | TSSOP (PW)   16  | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | LV138AT             |
| <a href="#">SN74LV138ATRGYR</a> | Active        | Production           | VQFN (RGY)   16  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | VV138               |
| SN74LV138ATRGYR.A               | Active        | Production           | VQFN (RGY)   16  | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-2-260C-1 YEAR               | -40 to 125   | VV138               |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LV138ATDBR  | SSOP         | DB              | 16   | 2000 | 330.0              | 16.4               | 8.35    | 6.6     | 2.4     | 12.0    | 16.0   | Q1            |
| SN74LV138ATDGVR | TVSOP        | DGV             | 16   | 2000 | 330.0              | 12.4               | 6.8     | 4.0     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74LV138ATDR   | SOIC         | D               | 16   | 2500 | 330.0              | 16.4               | 6.5     | 10.3    | 2.1     | 8.0     | 16.0   | Q1            |
| SN74LV138ATPWR  | TSSOP        | PW              | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |
| SN74LV138ATRGYR | VQFN         | RGY             | 16   | 3000 | 330.0              | 12.4               | 3.8     | 4.3     | 1.5     | 8.0     | 12.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV138ATDBR  | SSOP         | DB              | 16   | 2000 | 353.0       | 353.0      | 32.0        |
| SN74LV138ATDGVR | TVSOP        | DGV             | 16   | 2000 | 353.0       | 353.0      | 32.0        |
| SN74LV138ATDR   | SOIC         | D               | 16   | 2500 | 353.0       | 353.0      | 32.0        |
| SN74LV138ATPWR  | TSSOP        | PW              | 16   | 2000 | 353.0       | 353.0      | 32.0        |
| SN74LV138ATRGYR | VQFN         | RGY             | 16   | 3000 | 353.0       | 353.0      | 32.0        |




# EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4225140/A 07/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RGY0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4225140/A 07/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGY0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 20X

EXPOSED PAD 17  
80% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE


4225140/A 07/2019

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - $\triangle C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - $\triangle D$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.



4220763/A 05/2022

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT



DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220763/A 05/2022

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025