

# SN74LV4051A 8 通道模拟多路复用器和多路解复用器

## 1 特性

- 1.65V 至 5.5V  $V_{CC}$  运行
- 所有端口上均支持以混合模式电压运行
- 高开关输出电压比
- 低开关间串扰
- 单独的开关控制
- 极低输入电流
- 闩锁性能超过 100mA，符合 JESD 78 II 类规范的要求
- ESD 保护性能超过 JESD 22 规范要求
  - 2000V 人体放电模型 (A114-A)
  - 200V 机器放电模型 (A115-A)
  - 1000V 充电器件模型 (C101)

## 2 应用

- 电信
- 紧急呼叫
- 信息娱乐系统

## 3 说明

SN74LV4051A 8 通道 CMOS 模拟多路复用器和多路解复用器可在 1.65V 至 5.5V  $V_{CC}$  电压下运行。

SN74LV4051A 器件能够处理模拟和数字信号。每个通道允许在任意方向传输振幅高达 5.5V (峰值) 的信号。


应用包括用于模数和数模转换系统的信号选通、斩波、调制/解调 (调制解调器) 以及信号多路复用。

### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
SN74LV4051A	PW ( TSSOP , 16 )	5mm × 6.4mm
	D ( SOIC , 16 )	9.9mm × 6mm
	RGY ( VQFN , 16 )	4mm × 3.5mm
	DYY ( SOT-23-THIN , 16 )	4.2mm × 3.26mm

(1) 有关更多信息，请参阅节 10。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



逻辑图 (正逻辑)



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>7 Detailed Description</b> .....	<b>15</b>
<b>2 应用</b> .....	<b>1</b>	7.1 Overview.....	15
<b>3 说明</b> .....	<b>1</b>	7.2 Functional Block Diagram.....	15
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Feature Description.....	15
<b>5 Specifications</b> .....	<b>4</b>	7.4 Device Functional Modes.....	15
5.1 Absolute Maximum Ratings.....	4	<b>8 Device and Documentation Support</b> .....	<b>16</b>
5.2 ESD Ratings.....	4	8.1 Documentation Support.....	16
5.3 Thermal Information: SN74LV4051A.....	5	8.2 接收文档更新通知.....	16
5.4 Recommended Operating Conditions.....	6	8.3 支持资源.....	16
5.5 Electrical Characteristics.....	6	8.4 Trademarks.....	16
5.6 Timing Characteristics $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ .....	8	8.5 静电放电警告.....	16
5.7 Timing Characteristics $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ .....	8	8.6 术语表.....	16
5.8 Timing Characteristics $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .....	9	<b>9 Revision History</b> .....	<b>16</b>
5.9 AC Characteristics.....	9	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>17</b>
5.10 Typical Characteristics.....	11		
<b>6 Parameter Measurement Information</b> .....	<b>12</b>		

## 4 Pin Configuration and Functions




图 4-1. D, PW, or DYY Packages, 16-Pin SOIC, TSSOP, or SOT-23-THIN (Top View)




图 4-2. RGY Package 16-Pin VQFN With Exposed Thermal Pad (Top View)

表 4-1. Pin Functions

PIN		TYPE <sup>(2)</sup>	DESCRIPTION
NAME	NO.		
A	11	I	Selector line A for outputs (see § 7.4 for specific information)
B	10	I	Selector line B for outputs (see § 7.4 for specific information)
C	9	I	Selector line C for outputs (see § 7.4 for specific information)
COM	3	O/I <sup>(1)</sup>	Output/Input of mux
GND	7, 8	—	Ground
INH	6	I <sup>(1)</sup>	Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.
Y0	13	I/O <sup>(1)</sup>	Input/Output to mux
Y1	14	I/O <sup>(1)</sup>	Input/Output to mux
Y2	15	I/O <sup>(1)</sup>	Input/Output to mux
Y3	12	I/O <sup>(1)</sup>	Input/Output to mux
Y4	1	I/O <sup>(1)</sup>	Input/Output of mux
Y5	5	I/O <sup>(1)</sup>	Input/Output to mux
Y6	2	I/O <sup>(1)</sup>	Input/Output to mux
Y7	4	I/O <sup>(1)</sup>	Input/Output to mux
V <sub>CC</sub>	16	—	Device power

- (1) These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins Y0-Y7 may be considered outputs (O) and the COM pin may be considered inputs (I).
- (2) I = inputs, O = outputs

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (3)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	- 0.5	7.0	V
$V_I$	Logic input voltage range	- 0.5	7.0	V
$V_{IO}$	Switch I/O voltage range <sup>(2) (3)</sup>	- 0.5	$V_{CC} + 0.5$	V
$I_{IK}$	Input clamp current	$V_I < 0$		mA
$I_{IOK}$	Switch IO diode clamp current	$V_{IO} < 0$ or $V_{IO} > V_{CC}$	50	mA
$I_T$	Switch continuous current	$V_{IO} = 0$ to $V_{CC}$	$\pm 25$	mA
	Continuous current through $V_{CC}$ or GND		$\pm 50$	mA
$T_J$	Junction temperature		150	°C
$T_{stg}$	Storage temperature	- 65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (3) This value is limited to 5.5 V maximum

### 5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	$\pm 2000$	V
		Charged device model (CDM), per AEC Q100-011	$\pm 1000$	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 5.3 Thermal Information: SN74LV4051A

THERMAL METRIC <sup>(1)</sup>		SN74LV4051A	SN74LV4051A	SN74LV4051A	SN74LV4051A	UNIT
		D (SOIC)	PW (TSSOP)	RGY (VQFN)	DYY (SOT)	
		16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.2	140.2	89.4	199.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	75.0	72.6	89.7	121.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	76.6	98.7	65.4	129	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	31.3	13.4	25.0	24.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	75.7	97.3	65.2	126.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	48.9	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	1 <sup>(2)</sup>		5.5	V
$V_{IH}$	High-level input voltage, logic control inputs	$V_{CC} = 1.65$		5.5	V
		$V_{CC} = 2$ V	1.5	5.5	
		$V_{CC} = 2.3$ V to 2.7 V	$V_{CC} \times 0.7$	5.5	
		$V_{CC} = 3$ V to 3.6 V	$V_{CC} \times 0.7$	5.5	
		$V_{CC} = 4.5$ V to 5.5 V	$V_{CC} \times 0.7$	5.5	
$V_{IL}$	Low-level input voltage, logic control inputs	$V_{CC} = 1.65$	0	0.4	V
		$V_{CC} = 2$ V	0	0.5	
		$V_{CC} = 2.3$ V to 2.7 V	0	$V_{CC} \times 0.3$	
		$V_{CC} = 3$ V to 3.6 V	0	$V_{CC} \times 0.3$	
		$V_{CC} = 4.5$ V to 5.5 V	0	$V_{CC} \times 0.3$	
$V_I$	Logic control input voltage	0		5.5	V
$V_{IO}$	Switch input or output voltage	0		$V_{CC}$	V
$\Delta t / \Delta V$	Logic input transition rise or fall rate	$V_{CC} = 2.3$ V to 2.7 V		200	ns/V
		$V_{CC} = 3$ V to 3.6 V		100	
		$V_{CC} = 4.5$ V to 5.5 V		20	
$T_A$	Ambient temperature	-40		125	°C

- (1) All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to TI application report *Implications of Slow or Floating CMOS Inputs*, SCBA004.
- (2) When using a  $V_{CC}$  of  $\leq 1.2$  V, it is recommended to use these devices only for transmitting digital signals. When supply voltage is near 1.2 V the analog switch ON resistance becomes very non-linear

## 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		Condition	$T_A$	$V_{CC}$	MIN	TYP	MAX	UNIT
$r_{ON}$	ON-state switch resistance	$I_T = 2$ mA, $V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	25°C	1.65 V		60	150	$\Omega$
$r_{ON}$	ON-state switch resistance	$I_T = 2$ mA, $V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	-40°C to 85°C	1.65 V			225	$\Omega$
$r_{ON}$	ON-state switch resistance	$I_T = 2$ mA, $V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	-40°C to 125°C	1.65 V			225	$\Omega$
$r_{ON}$	ON-state switch resistance	$I_T = 2$ mA, $V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	25°C	2.3 V		38	180	$\Omega$
			-40°C to 85°C				225	
			-40°C to 125°C				225	
			25°C	3 V		30	150	$\Omega$
			-40°C to 85°C				190	
			-40°C to 125°C				190	
			25°C	4.5 V		22	75	$\Omega$
			-40°C to 85°C				100	
			-40°C to 125°C				100	
$r_{ON(p)}$	Peak ON-state resistance	$I_T = 2$ mA, $V_I =$ GND to $V_{CC}$ , $V_{INH} = V_{IL}$	25°C	1.65 V		220	600	$\Omega$

## 5.5 Electrical Characteristics (续)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		Condition	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
r <sub>ON(p)</sub>	Peak ON-state resistance	I <sub>T</sub> = 2 mA, V <sub>I</sub> = GND to V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IL</sub>	- 40°C to 85°C	1.65 V			700	Ω
r <sub>ON(p)</sub>	Peak ON-state resistance	I <sub>T</sub> = 2 mA, V <sub>I</sub> = GND to V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IL</sub>	- 40°C to 125°C	1.65 V			700	Ω
r <sub>ON(p)</sub>	Peak ON-state resistance	I <sub>T</sub> = 2 mA, V <sub>I</sub> = GND to V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IL</sub>	25°C	2.3 V		113	500	Ω
			- 40°C to 85°C			600		
			- 40°C to 125°C			600		
			25°C	3 V		54	180	Ω
			- 40°C to 85°C			225		
			- 40°C to 125°C			225		
			25°C	4.5 V		31	100	Ω
			- 40°C to 85°C			125		
			- 40°C to 125°C			125		
Δ r <sub>ON</sub>	Difference in ON-state resistance between switches	I <sub>T</sub> = 2 mA, V <sub>I</sub> = GND to V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IL</sub>	25°C	1.65 V		3	40	Ω
Δ r <sub>ON</sub>	Difference in ON-state resistance between switches	I <sub>T</sub> = 2 mA, V <sub>I</sub> = GND to V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IL</sub>	- 40°C to 85°C	1.65 V			50	Ω
Δ r <sub>ON</sub>	Difference in ON-state resistance between switches	I <sub>T</sub> = 2 mA, V <sub>I</sub> = GND to V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IL</sub>	- 40°C to 85°C	1.65 V			50	Ω
Δ r <sub>ON</sub>	Difference in ON-state resistance between switches	I <sub>T</sub> = 2 mA, V <sub>I</sub> = GND to V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IL</sub>	25°C	2.3 V		2.1	30	Ω
			- 40°C to 85°C			40		
			- 40°C to 125°C			40		
			25°C	3 V		1.4	20	Ω
			- 40°C to 85°C			30		
			- 40°C to 125°C			30		
			25°C	4.5 V		1.3	15	Ω
			- 40°C to 85°C			20		
			- 40°C to 125°C			20		
I <sub>IH</sub> I <sub>IL</sub>	Control input current	V <sub>I</sub> = 5.5 V or GND	25°C	0 to 5.5 V			0.1	μA
			- 40°C to 85°C			1		
			- 40°C to 125°C			2		
I <sub>S(off)</sub>	OFF-state switch leakage current	V <sub>I</sub> = V <sub>CC</sub> and V <sub>O</sub> = GND, or V <sub>I</sub> = GND and V <sub>O</sub> = V <sub>CC</sub> , V <sub>INH</sub> = V <sub>IH</sub>	25°C	5.5 V			0.1	μA
			- 40°C to 85°C			1		
			- 40°C to 125°C			2		
I <sub>S(on)</sub>	ON-state switch leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>INH</sub> = V <sub>IL</sub> (see Figure4)	25°C	5.5 V			0.1	μA
			- 40°C to 85°C			1		
			- 40°C to 125°C			2		
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND V <sub>INH</sub> = 0 V	25°C	5.5 V		0.01	μA	
			- 40°C to 85°C			20		
			- 40°C to 125°C			40		

## 5.5 Electrical Characteristics (续)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		Condition	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
C <sub>IC</sub>	Control input capacitance	f = 10 MHz	25°C	3.3 V		2		pF
C <sub>OS</sub>	Switch terminal capacitance	f = 10 MHz	25°C	3.3 V		5		pF
C <sub>IS</sub>	Common terminal capacitance	f = 10 MHz	25°C	3.3 V		23		pF
C <sub>OS(on)</sub>	Common terminal ON-capacitance	f = 10 MHz	25°C	3.3 V		23		pF
C <sub>F</sub>	Feedthrough capacitance	f = 10 MHz	25°C	3.3 V		0.5		pF
C <sub>PD</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	25°C	3.3 V		6		pF

## 5.6 Timing Characteristics V<sub>CC</sub> = 2.5 V ± 0.2 V

PARAMETER		FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF	25°C		1.9	10	ns
					-40°C to 85°C			16	
					-40°C to 125°C			18	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF	25°C		6.6	18	ns
					-40°C to 85°C			23	
					-40°C to 125°C			25	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF	25°C		7.4	18	ns
					-40°C to 85°C			23	
					-40°C to 125°C			25	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF	25°C		3.8	12	ns
					-40°C to 85°C			18	
					-40°C to 125°C			20	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF	25°C		7.8	28	ns
					-40°C to 85°C			35	
					-40°C to 125°C			35	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF	25°C		11.5	28	ns
					-40°C to 85°C			35	
					-40°C to 125°C			35	

## 5.7 Timing Characteristics V<sub>CC</sub> = 3.3 V ± 0.3 V

PARAMETER		FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF	25°C		1.2	6	ns
					-40°C to 85°C			10	
					-40°C to 125°C			12	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF	25°C		4.7	12	ns
					-40°C to 85°C			15	
					-40°C to 125°C			18	

### 5.7 Timing Characteristics $V_{CC} = 3.3 V \pm 0.3 V$ (续)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT
$t_{PHZ}$ $t_{PLZ}$	Disable delay time	INH	COM or Yn	$C_L = 15 \text{ pF}$	25°C		5.7	12	ns
					-40°C to 85°C			15	
					-40°C to 125°C			18	
$t_{PLH}$ $t_{PHL}$	Propagation delay time	COM or Yn	Yn or COM	$C_L = 50 \text{ pF}$	25°C		2.5	9	ns
					-40°C to 85°C			12	
					-40°C to 125°C			14	
$t_{PZH}$ $t_{PZL}$	Enable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$	25°C		5.5	20	ns
					-40°C to 85°C			25	
					-40°C to 125°C			25	
$t_{PHZ}$ $t_{PLZ}$	Disable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$	25°C		8.8	20	ns
					-40°C to 85°C			25	
					-40°C to 125°C			25	

### 5.8 Timing Characteristics $V_{CC} = 5 V \pm 0.5 V$

PARAMETER		FROM (INPUT)	TO (OUTPUT)	CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay time	COM or Yn	Yn or COM	$C_L = 15 \text{ pF}$	25°C		0.6	4	ns
					-40°C to 85°C			7	
					-40°C to 125°C			10	
$t_{PZH}$ $t_{PZL}$	Enable delay time	INH	COM or Yn	$C_L = 15 \text{ pF}$	25°C		3.5	8	ns
					-40°C to 85°C			10	
					-40°C to 125°C			12	
$t_{PHZ}$ $t_{PLZ}$	Disable delay time	INH	COM or Yn	$C_L = 15 \text{ pF}$	25°C		4.4	10	ns
					-40°C to 85°C			11	
					-40°C to 125°C			12	
$t_{PLH}$ $t_{PHL}$	Propagation delay time	COM or Yn	Yn or COM	$C_L = 50 \text{ pF}$	25°C		1.5	6	ns
					-40°C to 85°C			8	
					-40°C to 125°C			10	
$t_{PZH}$ $t_{PZL}$	Enable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$	25°C		4	14	ns
					-40°C to 85°C			18	
					-40°C to 125°C			18	
$t_{PHZ}$ $t_{PLZ}$	Disable delay time	INH	COM or Yn	$C_L = 50 \text{ pF}$	25°C		6.2	14	ns
					-40°C to 85°C			18	
					-40°C to 125°C			18	

### 5.9 AC Characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDITIONS	MIN	TYP	MAX	UNIT
Frequency response (switch on)	COM or Yn	Yn or COM	SN74LV4051	$C_L = 50 \text{ pF}$ , $R_L = 600 \Omega$ , $F_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 7)(1)	$V_{CC} = 2.3 \text{ V}$		20	MHz
					$V_{CC} = 3 \text{ V}$		25	
					$V_{CC} = 4.5 \text{ V}$		35	

## 5.9 AC Characteristics (续)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDITIONS	MIN	TYP	MAX	UNIT
Charge Injection (control input to signal output)	INH	COM or Yn		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 600 Ω, F <sub>in</sub> = 1 MHz (sine wave) (see Figure 9)	V <sub>CC</sub> = 2.3 V	20		mV
					V <sub>CC</sub> = 3 V	35		
					V <sub>CC</sub> = 4.5 V	60		
Feedthrough attenuation (switch off)	COM or Yn	Yn or COM		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 600 Ω, F <sub>in</sub> = 1 MHz (sine wave) (see Figure 10) (2)	V <sub>CC</sub> = 2.3 V	-45		dB
					V <sub>CC</sub> = 3 V	-45		
					V <sub>CC</sub> = 4.5 V	-45		
Crosstalk (between any switches)	COM or Yn	Yn or COM		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 600 Ω, F <sub>in</sub> = 1 MHz (sine wave) (see Figure 8)(2)	V <sub>CC</sub> = 2.3 V	-45		dB
					V <sub>CC</sub> = 3 V	-45		
					V <sub>CC</sub> = 4.5 V	-45		
Sine-wave distortion	COM or Yn	Yn or COM		C <sub>L</sub> = 50 pF, R <sub>L</sub> = 10 kΩ, F <sub>in</sub> = 1 kHz (sine wave) (see Figure 11)	V <sub>I</sub> = 2 V <sub>p-p</sub> V <sub>CC</sub> = 2.3 V	0.1		%
					V <sub>I</sub> = 2.5 V <sub>p-p</sub> V <sub>CC</sub> = 3 V	0.1		
					V <sub>I</sub> = 4 V <sub>p-p</sub> V <sub>CC</sub> = 4.5 V	0.1		

### 5.10 Typical Characteristics




图 5-1. Plot at 25°C for  $V_{CC}$  vs Max  $R_{ON}$

## 6 Parameter Measurement Information





图 6-1. On-State Resistance Test Circuit



Condition 1:  $V_I = 0, V_O = V_{CC}$   
Condition 2:  $V_I = V_{CC}, V_O = 0$

图 6-2. Off-State Switch Leakage-Current Test Circuit




图 6-3. On-State Switch Leakage-Current Test Circuit





图 6-4. Propagation Delay Time, Signal Input to Signal Output



TEST	S1	S2
$t_{PLZ}/t_{PZL}$	GND	$V_{CC}$
$t_{PHZ}/t_{PHZ}$	$V_{CC}$	GND





图 6-5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output



A.  $f_{in}$  is a sine wave.

图 6-6. Frequency Response (Switch On)




图 6-7. Crosstalk (Control Input, Switch Output)




图 6-8. Feedthrough Attenuation (Switch Off)





图 6-9. Sine-Wave Distortion

## 7 Detailed Description

### 7.1 Overview

The SN74LV4051A device is an 8-channel analog multiplexer. A multiplexer is used when several signals must share the same device or resource. This device allows for the selection of one of these signals at a time for analysis or propagation.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

The SN74LV4051A device contains one 8-channel multiplexer for use in a variety of applications and can also be configured as demultiplexer by using the COM pin as an input and the Yn pins as outputs. This device is qualified to operate in the temperature range  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (maximum depends on package type).

### 7.4 Device Functional Modes

表 7-1. Function Table

INPUTS				ON CHANNEL
INH	C	B	A	
L	L	L	L	Y0
L	L	L	H	Y1
L	L	H	L	Y2
L	L	H	H	Y3
L	H	L	L	Y4
L	H	L	H	Y5
L	H	H	L	Y6
L	H	H	H	Y7
H	X	X	X	None

## 8 Device and Documentation Support

### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#)

### 8.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 8.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 8.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 9 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision J (June 2024) to Revision K (September 2024)</b>		<b>Page</b>
• 添加了 DYY 封装和尺寸.....		1
• Added DYY package.....		3
• Added DYY package.....		5
<b>Changes from Revision I (September 2015) to Revision J (June 2024)</b>		<b>Page</b>
• 更新了整个文档中的表格、图和交叉参考的编号格式.....		1
• Added new VIH and VIL Specifications at 1.65V Vcc.....		6
• Increased max ambient temperature max to 125C.....		6
• Added Ron, Ron Peak, and Delta Ron Specifications at 1.65V Vcc.....		6
• Added Ron, Ron Peak, and Delta Ron Specifications at 125C.....		6
• Added Timing Specifications at 125C.....		8

<b>Changes from Revision H (April 2005) to Revision I (September 2015)</b>	<b>Page</b>
• 添加了器件信息表、引脚功能表、ESD 等级表、热性能信息表、详细说明部分、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分，以及机械、封装和可订购信息部分.....	1
• 删除了数据表中的 SN54LV4051A 器件型号.....	1
• 删除了订购信息表.....	1

---

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LV4051AD</a>	Obsolete	Production	SOIC (D)   16	-	-	Call TI	Call TI	-40 to 85	LV4051A
<a href="#">SN74LV4051ADBR</a>	NRND	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A
SN74LV4051ADBR.A	NRND	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LW051A
<a href="#">SN74LV4051ADGVR</a>	NRND	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A
SN74LV4051ADGVR.A	NRND	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LW051A
SN74LV4051ADGVRG4	NRND	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A
<a href="#">SN74LV4051ADR</a>	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4051A
SN74LV4051ADR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV4051A
<a href="#">SN74LV4051ADYYR</a>	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4051
SN74LV4051ADYYR.A	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV4051
<a href="#">SN74LV4051AN</a>	NRND	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74LV4051AN
SN74LV4051AN.A	NRND	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74LV4051AN
SN74LV4051ANS	NRND	Production	SOP (NS)   16	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4051A
SN74LV4051ANS.A	NRND	Production	SOP (NS)   16	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV4051A
<a href="#">SN74LV4051ANSR</a>	NRND	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4051A
SN74LV4051ANSR.A	NRND	Production	SOP (NS)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV4051A
<a href="#">SN74LV4051APW</a>	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 85	LW051A
<a href="#">SN74LV4051APWR</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	LW051A
SN74LV4051APWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LW051A
<a href="#">SN74LV4051APWRG4</a>	Obsolete	Production	TSSOP (PW)   16	-	-	Call TI	Call TI	-40 to 85	LW051A
<a href="#">SN74LV4051ARGYR</a>	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A
SN74LV4051ARGYR.A	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LW051A

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LV4051A :**

● Automotive : [SN74LV4051A-Q1](#)

● Enhanced Product : [SN74LV4051A-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4051ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4051ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4051ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4051ADYYR	SOT-23-THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN74LV4051ANSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV4051APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4051ADBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74LV4051ADGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
SN74LV4051ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LV4051ADYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
SN74LV4051ANSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74LV4051APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV4051APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LV4051ARGYR	VQFN	RGY	16	3000	360.0	360.0	36.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74LV4051AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051AN.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051AN.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051ANS	NS	SOP	16	50	530	10.5	4000	4.1
SN74LV4051ANS.A	NS	SOP	16	50	530	10.5	4000	4.1

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

# DB0016A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4220763/A 05/2022

**NOTES:**

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220763/A 05/2022

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGV (R-PDSO-G\*\*)


PLASTIC SMALL-OUTLINE

24 PINS SHOWN



4073251/E 08/00


- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194




4224642/D 07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AA




LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 20X



4224642/D 07/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 20X

4224642/D 07/2024

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
  - G. Package complies to JEDEC MO-241 variation BA.




# PACKAGE OUTLINE

## NS0016A

### SOP - 2.00 mm max height

SOP



#### NOTES:



1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月