SN74LVC1G66 单路双边模拟开关

1 特性

- 采用德州仪器 (TI) NanoFree™ 封装
- 1.65V 至 5.5V V_{CC} 运行
- 允许接受输入电压 5.5V
- t_{pd} 最大值为 0.8ns（3.3V 时）
- 高开关输出电压比
- 高度线性
- 高速，典型值为 0.5ns（V_{CC} = 3V，C_L = 50pF）
- 低导通状态电阻，典型值约为 5.5Ω (V_{CC} = 4.5V)
- 闩锁性能超过 100mA，符合 JESD 78 II 类规范的要求
- ESD 保护性能超过 JESD 22 规范要求
  - 2000V 人体放电模型 (A114-A)
  - 200V 机器放电模型 (A115-A)
  - 1000V 充电器件模型 (C101)

2 应用

- 无线器件
- 音频和视频信号路由
- 便携式计算
- 可穿戴设备
- 信号门控、斩波、调制或解调（调制解调器）
- 适用于模数和数模转换系统的信号多路复用


3 说明

SN74LVC1G66 单路、双边模拟开关专为 1.65V 至 5.5V V_{CC} 运行而设计，并支持模拟和数字信号。SN74LVC1G66 允许双向传输振幅高达 5.5V（峰值）的信号。通过将裸片用作封装，NanoFree 封装技术代表了 IC 封装概念的一项重大进步。

封装信息

器件型号	封装(1)	封装尺寸(2)
SN74LVC1G66DBV	DBV（SOT-23，5）	2.90mm × 2.80mm
SN74LVC1G66DCK	DCK（SC70，5）	2.00mm × 2.10mm
SN74LVC1G66DRL	DRL（SOT，5）	1.60mm × 1.60mm
SN74LVC1G66DRY	DRY（SON，6）	1.45mm × 1.00mm
SN74LVC1G66YZP	YZP（DSBGA，5）	1.39mm × 0.89mm
SN74LVC1G66DSF	DSF (SON, 6)	1.00mm x 1.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。
(2) 封装尺寸（长 × 宽）为标称值，并包括引脚（如适用）。



逻辑图（正逻辑）

本资源的原文使用英文撰写。 为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。 为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

Table of Contents

1 特性 1
2 应用 1
3 说明 1
4 Pin Configuration and Functions 3
Pin Functions 4
Pin Functions 4
5 Specifications 5
5.1 Absolute Maximum Ratings 5
5.2 ESD Ratings 5
5.3 Recommended Operating Conditions 6
5.4 Thermal Information 6
5.5 Electrical Characteristics 7
5.6 Switching Characteristics 7
5.7 Analog Switch Characteristics 8
5.8 Operating Characteristics 8
5.9 Typical Characteristics 9
6 Parameter Measurement Information 10
7 Detailed Description 14
7.1 Overview 14
7.2 Functional Block Diagram 14
7.3 Feature Description 14
7.4 Device Functional Modes 14
8 Application and Implementation 15
8.1 Application Information 15
8.2 Typical Application 15
8.3 Power Supply Recommendations 16
8.4 Layout 17
9 Device and Documentation Support 18
9.1 Documentation Support 18
9.2 接收文档更新通知 18
9.3 支持资源 18
9.4 Trademarks 18
9.5 静电放电警告 18
9.6 术语表 18
10 Revision History 19
11 Mechanical, Packaging, and Orderable Information 19

Copyright © 2025 Texas Instruments Incorporated

4 Pin Configuration and Functions




图 4-1. DBV Package 5-Pin SOT-23 (Top View)




图 4-2. DCK Package 5-Pin SC70 (Top View)




图 4-3. DRL Package 5-Pin SOT (Top View)




图 4-4. DSF Package 6-Pin X2SON (Top View)




图 4-5. DRY Package 6-Pin USON (Top View)

Copyright © 2025 Texas Instruments Incorporated

Pin Functions

PIN			Type[1]	DESCRIPTION
NAME	SOT NO.	USON, X2SON NO.		
A	1	1	I/O	Bidirectional signal to be switched
B	2	2	I/O	Bidirectional signal to be switched
C	4	4	I	Controls the switch (L = OFF, H = ON)
GND	3	3	—	Ground pin
NC	—	5	—	Do not connect
V_{CC}	5	6	—	Power pin

(1) I = input; O = output; I/O = input or output




图 4-6. YZP Package 5-Pin DSBGA (BottomView)

Pin Functions

PIN		Type[1]	DESCRIPTION
NAME	DSBGA NO.		
A	A1	I/O	Bidirectional signal to be switched
B	B1	I/O	Bidirectional signal to be switched
C	C2	I	Controls the switch (L = OFF, H = ON)
GND	C1	—	Ground pin
V_{CC}	A2	—	Power pin

(1) I = input; O = output; I/O = input or output

Copyright © 2025 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage(2)		–0.5	6	V
V_I	Input voltage(2) (3)		–0.5	6	V
$V_{I/O}$	Switch I/O voltage(2) (3) (4)		–0.5	V_{CC} + 0.5	V
I_{IK}	Control input clamp current	V_I < 0		–50	mA
I_{IOK}	I/O port diode current	$V_{I/O}$ < 0 or $V_{I/O}$ >V_{CC}		±50	mA
I_T	ON-state switch current	$V_{I/O}$ < 0 to V_{CC}		±50	mA
	Continuous current through V_{CC} or GND			±100	mA
T_{stg}	Storage Temperature		–65	150	°C
T_j	Junction Temperature			150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) All voltages are with respect to ground, unless otherwise specified.
(3) The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
(4) This value is limited to 5.5V maximum.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	+2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	+1000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 2025 Texas Instruments Incorporated

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		1.65	5.5	V
$V_{I/O}$	I/O port voltage.		0	V_{CC}	V
V_{IH}	High-level input voltage, control input	V_{CC} = 1.65V to 1.95V	V_{CC} × 0.65		V
		V_{CC} = 2.3V to 2.7V	V_{CC} × 0.7		
		V_{CC} = 3V to 3.6V	V_{CC} × 0.7		
		V_{CC} = 4.5V to 5.5V	V_{CC} × 0.7		
V_{IL}	Low-level input voltage, control input	V_{CC} = 1.65V to 1.95V		V_{CC} × 0.35	V
		V_{CC} = 2.3V to 2.7V		V_{CC} × 0.3	
		V_{CC} = 3V to 3.6V		V_{CC} × 0.3	
		V_{CC} = 4.5V to 5.5V		V_{CC} × 0.3	
V_I	Control input voltage		0	5.5	V
$\Delta t/\Delta v$	Control input transition rise and fall time	V_{CC} = 1.65V to 1.95V		20	ns/V
		V_{CC} = 2.3V to 2.7V		20	
		V_{CC} = 3V to 3.6V		10	
		V_{CC} = 4.5V to 5.5V		10	
T_A	Operating free-air temperature		–40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to provide proper device operation. See also, the *Implications of Slow or Floating CMOS Inputs* application note.

5.4 Thermal Information

THERMAL METRIC(1)		SN74LVC1G66						UNIT
		DBV (SOT-23)	DCK (SC70)	DRL (SOT)	DRY (USON)	DSF (X2SON)	YZP (DSBGA)	
		5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	262	313	142	355	348	132	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	198	203	—	250	215	—	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	142	195	—	222	211	—	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	123	120	—	78	35	—	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	142	194	—	221	210	—	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

Copyright © 2025 Texas Instruments Incorporated

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V_{CC}	MIN	TYP(1)	MAX	UNIT
r_{on}	ON-state switch resistance	V_I = V_{CC} or GND, V_C = V_{IH} (see 图 6-1 and 图 5-1)	I_S = 4mA	1.65V		12	30	Ω
			I_S = 8mA	2.3V		9	20	
			I_S = 24mA	3V		7.5	15	
			I_S = 32mA	4.5V		5.5	10	
$r_{on(p)}$	Peak on resistance	V_I = V_{CC} to GND, V_C = V_{IH} (see 图 6-1 and 图 5-1)	I_S = 4mA	1.65V		125	200	Ω
			I_S = 8mA	2.3V		35	60	
			I_S = 24mA	3V		11.5	25	
			I_S = 32mA	4.5V		7.5	15	
$I_{S(off)}$	OFF-state switch leakage current	V_I = V_{CC} and V_O = GND or V_I = GND and V_O = V_{CC}, V_C = V_{IL} (see 图 6-2)		5.5V			±1	μA
			T_A = 25°C				±0.1	
$I_{S(on)}$	ON-state switch leakage current	V_I = V_{CC} or GND,V_C = V_{IH}, V_O = Open (see 图 6-3)		5.5V			±1	μA
			T_A = 25°C				±0.1	
I_I	Control input current	V_C = V_{CC} or GND		5.5V			±1	μA
			T_A = 25°C				±0.1	
I_{CC}	Supply current	V_C = V_{CC} or GND		5.5V			10	μA
			T_A = 25°C				1	
ΔI_{CC}	Supply current change	V_C = V_{CC} – 0.6V		5.5V			500	μA
C_{ic}	Control input capacitance			5V		2		pF
$C_{io(off)}$	Switch input and output capacitance			5V		6		pF
$C_{io(on)}$	Switch input and output capacitance			5V		15		pF

(1) T_A = 25°C

5.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see 图 6-4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 1.8V ± 0.15V		V_{CC} = 2.5V ± 0.2V		V_{CC} = 3.3V ± 0.3V		V_{CC} = 5V ± 0.5V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd} (1)	A or B	B or A		2.2		1.2		0.8		0.6	ns
t_{en} (2)	C	A or B	2.5	12	1.9	6.5	1.8	5	1.5	4.2	ns
t_{dis} (3)	C	A or B	2.2	11.5	1.4	6.9	2	6.5	1.4	6	ns

(1) t_{PLH} and t_{PHL} are the same as t_{pd}. The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
(2) t_{PZL} and t_{PZH} are the same as t_{en}.
(3) t_{PLZ} and t_{PHZ} are the same as t_{dis}.

Copyright © 2025 Texas Instruments Incorporated

5.7 Analog Switch Characteristics

T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V_{CC}	TYP	UNIT
Frequency response(1) (switch ON)	A or B	B or A	C_L = 50pF, R_L = 600Ω, f_{in} = sine wave (see 图 6-5)	1.65V	35	MHz
				2.3V	120	
				3V	175	
				4.5V	195	
			C_L = 5pF, R_L = 50Ω, f_{in} = sine wave (see 图 6-5)	1.65V	>300	
				2.3V	>300	
				3V	>300	
				4.5V	>300	
Crosstalk (control input to signal output)	C	A or B	C_L = 50pF, R_L = 600Ω, f_{in} = 1MHz (square wave) (see 图 6-6)	1.65V	35	mV
				2.3V	50	
				3V	70	
				4.5V	100	
Feedthrough attenuation(2) (switch OFF)	A or B	B or A	C_L = 50pF, R_L = 600Ω, f_{in} = 1MHz (sine wave) (see 图 6-7)	1.65V	– 58	dB
				2.3V	– 58	
				3V	– 58	
				4.5V	– 58	
			C_L = 5pF, R_L = 50Ω, f_{in} = 1MHz (sine wave) (see 图 6-7)	1.65V	– 42	
				2.3V	– 42	
				3V	– 42	
				4.5V	– 42	
Sine-wave distortion	A or B	B or A	C_L = 50pF, R_L = 10kΩ, f_{in} = 1kHz (sine wave) (see 图 6-8)	1.65V	0.5%	
				2.3V	0.025%	
				3V	0.015%	
				4.5V	0.01%	
			C_L = 50pF, R_L = 10kΩ, f_{in} = 10kHz (sine wave) (see 图 6-8)	1.65V	0.15%	
				2.3V	0.025%	
				3V	0.015%	
				4.5V	0.01%	

(1) Adjust f_{in} voltage to obtain 0dBm at output. Increase f_{in} frequency untildB meter reads – 3dB.
(2) Adjust f_{in} voltage to obtain 0dBm at input.

5.8 Operating Characteristics

T_A = 25°C

PARAMETER		TEST CONDITIONS	V_{CC} = 1.8V	V_{CC} = 2.5V	V_{CC} = 3.3V	V_{CC} = 5V	UNIT
			TYP	TYP	TYP	TYP	
C_{pd}	Power dissipation capacitance	f = 10MHz	8	9	9	11	pF

Copyright © 2025 Texas Instruments Incorporated

5.9 Typical Characteristics

T_A = 25°C




图 5-1. Typical r_{on} as a Function of Input Voltage (V_I) for V_I = 0 to V_{CC}

Copyright © 2025 Texas Instruments Incorporated

6 Parameter Measurement Information




图 6-1. ON-State Resistance Test Circuit




图 6-2. OFF-State Switch Leakage-Current Test Circuit





图 6-3. ON-State Switch Leakage-Current Test Circuit


Copyright © 2025 Texas Instruments Incorporated




LOAD CIRCUIT

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND


V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_Δ
	V_I	t_r/t_f					
1.8 V ± 0.15 V	V_{CC}	≤2 ns	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 kΩ	0.15 V
2.5 V ± 0.2 V	V_{CC}	≤2 ns	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	V_{CC}	≤2.5 ns	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V_{CC}	≤2.5 ns	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES:
A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.
G. t_{PLH} and t_{PHL} are the same as t_{pd}.
H. All parameters and waveforms are not applicable to all devices.

图 6-4. Load Circuit and Voltage Waveforms

Copyright © 2025 Texas Instruments Incorporated




图 6-5. Frequency Response (Switch ON)




图 6-6. Crosstalk (Control Input – Switch Output)

Copyright © 2025 Texas Instruments Incorporated




图 6-7. Feedthrough (Switch OFF)




图 6-8. Sine-Wave Distortion


Copyright © 2025 Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The SN74LVC1G66 single, bilateral analog switch is designed for 1.65V to 5.5V V_{CC} operation, and supports both analog and digital signals. SN74LVC1G66 permits bidirectional transmission of signals with amplitudes of up to 5.5V (peak). By using the die as the package, NanoFree package technology represents a significant advancement in IC packaging concepts.

7.2 Functional Block Diagram



Logic Diagram (Positive Logic)

7.3 Feature Description

The TI NanoFree package is one of TI’s smallest packages, which enables customers to save board space. The solder bumps enable easy testing. The SN74LVC1G66 has a wide V_{CC} range, enabling rail-to-rail operation of signals anywhere from a 1.8V to a 5V system. In addition, the control input (C Pin) tolerates up to 5.5V, enabling higher-voltage logic to interface to the switch control system.

7.4 Device Functional Modes

表 7-1. Function Table

CONTROL INPUT (C)	SWITCH
L	OFF
H	ON

Copyright © 2025 Texas Instruments Incorporated

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The SN74LVC1G66 can be used in any application where an SPST switch is used and a solid-state, voltage-controlled version is preferred.

8.2 Typical Application




图 8-1. Typical Application Schematic

8.2.1 Design Requirements

The SN74LVC1G66 enables on and off control of analog and digital signals with a digital control signal. All input signals must remain between 0V and V_{CC} for optimal operation.

8.2.2 Detailed Design Procedure

1. Recommended Input Conditions:
   - For rise time and fall time specifications, see $\Delta t/\Delta v$ in 节 *5.3*.
   - For specified high and low levels, see V_{IH} and V_{IL} in 节 *5.3*.
   - Inputs and outputs are overvoltage tolerant allowing them to go as high as 5.5V at any valid V_{CC}.
2. Recommended Output Conditions:
   - Load currents must not exceed ±50mA.
3. Frequency Selection Criterion:
   - Maximum frequency tested is 150MHz.
   - Added trace resistance/capacitance can reduce maximum frequency capability; use layout practices as directed in 节 *8.4*.

Copyright © 2025 Texas Instruments Incorporated

8.2.3 Application Curve




图 8-2. r_{on} vsV_I,V_{CC} = 2.5V (SN74LVC1G66)

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *节 5.3*.

Each V_{CC} terminal must have a bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μF bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01 μF or 0.022 μF capacitor is recommended for each V_{CC} because the V_{CC} pins are connected internally. For devices with dual supply pins operating at different voltages (for example V_{CC} and V_{DD}), a 0.1μF bypass capacitor is recommended for each supply pin. Having parallel multiple bypass capacitors is acceptable to reject different frequencies of noise. 0.1 μF and 1 μF capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

Copyright © 2025 Texas Instruments Incorporated

8.4 Layout

8.4.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant a separate discussion. When a PCB trace turns a corner at a 90 degree angle, a reflection can occur. This occurs primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times the width. This upsets the transmission line characteristics — especially the distributed capacitance and self – inductance of the trace — resulting in the reflection.

备注

Not all PCB traces can be straight, and so can require turning corners. 图 8-3 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

8.4.2 Layout Example




图 8-3. Trace Example

Copyright © 2025 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

- Texas Instruments, *Implications of Slow or Floating CMOS Inputs*

9.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的使用条款。

9.4 Trademarks

NanoFree™ and TI E2E™ are trademarks of Texas Instruments.
所有商标均为其各自所有者的财产。

9.5 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2025 Texas Instruments Incorporated

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision Q (March 2017) to Revision R (June 2025) **Page**

- 更新了整个文档中的表格、图和交叉参考的编号格式 1
- Updated Thermal Information 6
- Updated resistance range in 节 5.5 7
- Updated switching timing in 节 5.6 7
- Updated Sine-wave distortion in 节 5.7 8
- Added *Receiving Notifications of Documentation Updates*, *Support Resources*, *Electrostatic Discharge Caution*, and *Glossary* the sections 18

Changes from Revision P (March 2016) to Revision Q (March 2017) **Page**

- Changed the YZP package pin out graphic 4

Changes from Revision O (March 2015) to Revision P (March 2016) **Page**

- Added Junction temperature specification to *Absolute Maximum Ratings* table 5
- Added "Control" to "Input transition rise and fall time" in *Recommended Operating Conditions* table 6

Changes from Revision N (December 2012) to Revision O (March 2015) **Page**

- 添加了 *引脚配置和功能*部分、*ESD 等级*表、*特性说明*部分、*器件功能模式*、*应用和实施*部分、*电源相关建议*部分、*布局*部分、*器件和文档支持*部分以及*机械、封装和可订购信息*部分 1
- 删除了 *订购信息*表 1
- 添加了 *器件信息* 表 1

Changes from Revision M (January 2012) to Revision N (December 2012) **Page**

- 向 *订购信息*表中添加了大型卷带 1

Changes from Revision L (January 2007) to Revision M (January 2012) **Page**

- Added DSF and DRY package to pin out graphic 3

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LVC1G66DBVR	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 85	(3LQH, C665, C66J, C66R, C66T)
SN74LVC1G66DBVR.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(3LQH, C665, C66J, C66R, C66T)
SN74LVC1G66DBVR.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(3LQH, C665, C66J, C66R, C66T)
SN74LVC1G66DCKR	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 85	(C65, C6F, C6J, C6K, C6O, C6R, C6T)
SN74LVC1G66DCKR.A	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(C65, C6F, C6J, C6K, C6O, C6R, C6T)
SN74LVC1G66DCKR.B	Active	Production	SC70 (DCK) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(C65, C6F, C6J, C6K, C6O, C6R, C6T)
SN74LVC1G66DRLR	Active	Production	SOT-5X3 (DRL) | 5	4000 | LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(C67, C6R)
SN74LVC1G66DRLR.A	Active	Production	SOT-5X3 (DRL) | 5	4000 | LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(C67, C6R)
SN74LVC1G66DRLR.B	Active	Production	SOT-5X3 (DRL) | 5	4000 | LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(C67, C6R)
SN74LVC1G66DRYR	Active	Production	SON (DRY) | 6	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C6
SN74LVC1G66DRYR.A	Active	Production	SON (DRY) | 6	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C6
SN74LVC1G66DRYR.B	Active	Production	SON (DRY) | 6	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C6
SN74LVC1G66DSFR	Active	Production	SON (DSF) | 6	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C6
SN74LVC1G66DSFR.A	Active	Production	SON (DSF) | 6	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C6
SN74LVC1G66DSFR.B	Active	Production	SON (DSF) | 6	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C6
SN74LVC1G66YZPR	Active	Production	DSBGA (YZP) | 5	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C6N
SN74LVC1G66YZPR.B	Active	Production	DSBGA (YZP) | 5	3000 | LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C6N

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1G66 :


- Automotive : SN74LVC1G66-Q1

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LVC1G66DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G66DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LVC1G66DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G66DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G66DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G66DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G66DSFR	SON	DSF	6	5000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G66YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G66DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G66DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G66DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74LVC1G66DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G66DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74LVC1G66DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G66DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G66DSFR	SON	DSF	6	5000	210.0	185.0	35.0
SN74LVC1G66YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

PACKAGE OUTLINE

DBV0005A

SOT-23 - 1.45 mm max height


SMALL OUTLINE TRANSISTOR




4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DRY 6 USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


DRY0006A



PACKAGE OUTLINE


USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)


3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X

4222894/A 01/2018

NOTES: (continued)


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DSF0006A

X2SON - 0.4 mm max height


PLASTIC SMALL OUTLINE - NO LEAD




4220597/B 06/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MO-287, variation X2AAF.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4220597/B 06/2022

NOTES: (continued)


4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DSF0006A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.09 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:40X

4220597/B 06/2022


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

DRL0005A

SOT - 0.6 mm max height


PLASTIC SMALL OUTLINE




4220753/E 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD-1



LAND PATTERN EXAMPLE
SCALE:30X




SOLDERMASK DETAILS

4220753/E 11/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:30X

4220753/E 11/2024

NOTES: (continued)


7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

YZP0005

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY




D: Max = 1.418 mm, Min =1.358 mm

E: Max = 0.918 mm, Min =0.858 mm


4219492/A 05/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE:40X




SOLDER MASK DETAILS
NOT TO SCALE

4219492/A 05/2017

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4219492/A 05/2017

NOTES: (continued)


4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PACKAGE OUTLINE

DCK0005A

SOT - 1.1 max height


SMALL OUTLINE TRANSISTOR




4214834/G 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月