
SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Unregulated Battery Operation Down to 2.7 V
- I_{off} and Power-Up 3-State Support Hot Insertion

SN54LVTH543 . . . JT OR W PACKAGE SN74LVTH543 . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54LVTH543 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

These octal transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

ORDERING INFORMATION

TA	PACKA	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	2010 - 514	Tube	SN74LVTH543DW	11/71/540
	SOIC – DW	Tape and reel	SN74LVTH543DWR	LVTH543
	SOP - NS	Tape and reel	SN74LVTH543NSR	LVTH543
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH543DBR	LXH543
	TSSOP – PW	Tube	SN74LVTH543PW	L VIJE 40
	1550P - PW	Tape and reel	SN74LVTH543PWR	LXH543
	TVSOP - DGV	Tape and reel	SN74LVTH543DGVR	LXH543
	CDIP – JT	Tube	SNJ54LVTH543JT	SNJ54LVTH543JT
−55°C to 125°C	CFP – W	Tube	SNJ54LVTH543W	SNJ54LVTH543W
	LCCC – FK	Tube	SNJ54LVTH543FK	SNJ54LVTH543FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

description/ordering information (continued)

The 'LVTH543 devices contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register, to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE[†]


	INPUTS								
CEAB	LEAB	OEAB	Α	В					
Н	Χ	Х	Χ	Z					
Х	Χ	Н	Χ	Z					
L	Н	L	Χ	в ₀ ‡					
L	L	L	L	L					
L	L	L	Н	Н					

[†] A-to-B data flow is shown; B-to-A flow control is the same, except that it uses CEBA, LEBA, and OEBA.



[‡]Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in the high-	-impedance	
or power-off state, V _O (see Note 1)	· · · · · · · · · · · · · · · · · · ·	–0.5 V to 7 V
Voltage range applied to any output in the high	state, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO: SN		
		128 mA
Current into any output in the high state, IO (see	e Note 2): SN54LVTH543.	48 mA
, , , , , , , , , , , , , , , , , , ,		64 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Output clamp current, I _{OK} (V _O < 0)		
Package thermal impedance, θ _{JA} (see Note 3):	DB package	63°C/W
,		86°C/W
		46°C/W
	NS package	65°C/W
		88°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

recommended operating conditions (see Note 4)

			SN54LV	/TH543	SN74LV	/TH543	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	3	2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
loн	High-level output current		1	-24		-32	mA
loL	Low-level output current		20	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	200	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	<u>.</u>	2 200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54LVTH	543	SN	74LVTH5	643		
PAR	RAMETER	TEST Co	ONDITIONS	MIN	TYP	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	VCC-0	.2		VCC-0	V _{CC} -0.2			
.,		$V_{CC} = 2.7 \text{ V},$	I _{OH} = -8 mA	2.4			2.4			.,	
VOH			I _{OH} = -24 mA	2						V	
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2				
		V 07V	I _{OL} = 100 μA			0.2			0.2		
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5		
.,			I _{OL} = 16 mA			0.4			0.4	.,	
VOL			I _{OL} = 32 mA			0.5			0.5	V	
		V _{CC} = 3 V	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA			, à			0.55		
	Construct in mosts	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		, S	±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		77.	10			10		
Ц			V _I = 5.5 V		1	20			20	μΑ	
	A or B ports‡	V _{CC} = 3.6 V	VI = VCC		3	1			1		
			V _I = 0	-5		-5					
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V	Q	Q				±100	μΑ	
			V _I = 0.8 V	75			75				
l _l (hold)	A or B ports	V _{CC} = 3 V	V _I = 2 V	-75			-75			μΑ	
, ,		V _{CC} = 3.6 V§	V _I = 0 to 3.6 V						±500		
IOZPU		$\frac{\text{VCC}}{\text{OE}} = 0 \text{ to } 1.5 \text{ V, VO} = 0$	0.5 to 3 V,			±100*			±100	μΑ	
I _{OZPD}		$\frac{\text{V}_{CC}}{\text{OE}} = 1.5 \text{ V to } 0, \text{ V}_{O} = 0$	0.5 to 3 V,			±100*			±100	μΑ	
			Outputs high			0.19			0.19		
ICC	$\begin{array}{c} V_{CC} = 3.6 \text{ V}, I_{O} = 0, \\ V_{I} = V_{CC} \text{ or GND} \end{array}$		Outputs low			5			5	mA	
	11- 100 01 0115		Outputs disabled			0.19			0.19		
ΔICC¶		V _{CC} = 3 V to 3.6 V, On Other inputs at V _{CC} or				0.2			0.2	mA	
C _i		V _I = 3 V or 0			4			4		pF	
C _{io}		V _O = 3 V or 0			9			9		pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ Unused terminals are at V_{CC} or GND.

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

1					SN54L\	/TH543			SN74L\	/TH543		
				V _{CC} =		VCC =	2.7 V	V _{CC} =		VCC =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration,	LEAB or LEBA low		3.3		3.3		3.3		3.3		ns
		A or B before	Data high	0.4		0.4		0.4		0.4		
١,	Catum times	LEAB or LEBA↑	Data low	1		1.5		1		1.5		
t _{su}	Setup time	A or B before	Data high	0.2	4	0.2		0.2		0.2		ns
		CEAB or CEBA↑	Data low	0.7	5	1.2		0.7		1.2		
		A or B after	Data high	1.5	20	0.6		1.5		0.6		
4.	Hold time	LEAB or LEBA↑	Data low	1.3	30/	1.5		1.3		1.5		20
th	Hold tille	A or B after	Data high	1.6	0	0.5		1.6		0.5		ns
		CEAB or CEBA↑	Data low	1.4		1.6		1.4		1.6		


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54L\	/TH543			SN7	4LVTH	543		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		VCC =	2.7 V		± 0.3 V	٧	VCC =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or D	D or A	1.2	3.9		4.5	1.3	2.5	3.7		4.3	20
t _{PHL}	A or B	B or A	1.2	3.9		4.5	1.3	2.5	3.7		4.3	ns
^t PLH	Ī.Ē	A D	1.2	5.1		6.1	1.3	2.9	4.7		5.9	
^t PHL	LE	A or B	1.2	5.1	13)	6.1	1.3	2.9	4.7		5.9	ns
^t PZH	ŌĒ	A D	1	5.1	13	6.4	1.1	2.9	4.9		6.2	
tPZL	OE	A or B	1	5.1	d	6.4	1.1	3.2	4.9		6.2	ns
t _{PHZ}	ŌĒ	A D	1.9	5.6	/_	6.2	2	3.4	5.3		5.9	
tPLZ	OE	A or B	1.9	5.6		6.2	2	3.7	5.3		5.9	ns
^t PZH	CE	A D	1.2	5.5		7	1.3	3.2	5.3		6.8	
tPZL	CE	A or B	1.2	5.5		7	1.3	3.5	5.3		6.8	ns
t _{PHZ}	CE	A or B	2.2	5.7		6.2	2.3	3.8	5.4		5.9	ns
t _{PLZ}	CE	AUIB	2.2	5.7	·	5.9	2.3	3.9	5.4		5.6	115

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS704F - AUGUST 1997 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LVTH543DBR	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543
SN74LVTH543DBR.B	Active	Production	SSOP (DB) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543
SN74LVTH543DW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH543
SN74LVTH543DW.B	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH543
SN74LVTH543DWR	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH543
SN74LVTH543DWR.B	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH543
SN74LVTH543PW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543
SN74LVTH543PW.B	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543
SN74LVTH543PWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543
SN74LVTH543PWR.B	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543
SN74LVTH543PWRE4	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH543

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH543:

Enhanced Product: SN74LVTH543-EP

NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH543DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVTH543DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVTH543PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 9-Oct-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH543DBR	SSOP	DB	24	2000	353.0	353.0	32.0
SN74LVTH543DWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVTH543PWR	TSSOP	PW	24	2000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVTH543DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVTH543DW.B	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVTH543PW	PW	TSSOP	24	60	530	10.2	3600	3.5
SN74LVTH543PW.B	PW	TSSOP	24	60	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025