

SN75ALS1177、SN75ALS1178 双路差分驱动器和接收器

1 特性

- 达到或超出 TIA/EIA-422-B 和 TIA/EIA-485-A 标准的要求
- 适用于嘈杂环境中长总线上的多点总线传输
- 低电源电流要求 (最高 50mA)
- 驱动器正负电流限制
- 驱动器共模输出电压范围为 -7V 至 12V
- 热关断保护驱动器三态输出高电平有效使能
- 接收器共模输入电压范围为 -12V 至 12V
- 接收器输入灵敏度: $\pm 200\text{mV}$
- 接收器迟滞: 50mV (典型值)
- 接收器高输入阻抗: 12k Ω (最小值)
- 接收器三态输出低电平有效使能 (仅限 SN75ALS1177)
- 由 5V 单电源供电

2 应用

- 电机驱动器
- 工厂自动化
- 楼宇自动化

3 说明

SN75ALS1177 和 SN75ALS1178 双路差分驱动器和接收器是专为多点总线传输线路上的双向数据通信而设计的集成电路。这些器件专为平衡传输线路而设计,符合 TIA/EIA-422-B 和 TIA/EIA-485-A 标准。

SN75ALS1177 整合了双三态差分线路驱动器和双三态差分输入线路接收器,两者均采用 5V 单电源供电。驱动器和接收器分别具有高电平有效和低电平有效使能端,它们可以在外部连接在一起,用作方向控制。每个 SN75ALS1178 驱动器均具有单独的高电平有效使能端。失效防护设计可确保在接收器输入处于开路状态时,接收器输出始终为高电平。


SN75ALS1177 和 SN75ALS1178 的额定工作温度范围是 -0°C 至 70°C 。

封装选项



器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
SN75ALS1177	SOP (NS, 16)	10.2mm × 7.8mm
SN75ALS1178	PDIP (N, 16)	19.3mm × 9.4mm

(1) 有关更多信息,请参阅节 10。


(2) 封装尺寸 (长 × 宽) 为标称值,并包括引脚 (如适用)。



逻辑符号[†]



逻辑图 (正逻辑)



[†] 这些符号符合 ANSI/IEEE 标准 91-1984 和 IEC 出版物 617-12。



Table of Contents

1 特性.....	1	7.1 Device Functional Modes.....	12
2 应用.....	1	8 Device and Documentation Support.....	14
3 说明.....	1	8.1 Documentation Support.....	14
4 Pin Configuration and Functions.....	3	8.2 接收文档更新通知.....	14
5 Specifications.....	5	8.3 支持资源.....	14
5.1 Absolute Maximum Ratings.....	5	8.4 Trademarks.....	14
5.2 Recommended Operating Conditions.....	5	8.5 静电放电警告.....	14
5.3 Thermal Information.....	5	8.6 术语表.....	14
5.4 Driver Section.....	6	9 Revision History.....	14
5.5 Receiver Section.....	8	10 Mechanical, Packaging, and Orderable	
6 Parameter Measurement Information.....	9	Information.....	14
7 Detailed Description.....	12		

4 Pin Configuration and Functions




图 4-1. SN75ALS1177: N or NS Package (Top View)

PIN			TYPE	DESCRIPTION
NAME	SO	TSSOP		
1A	2	2	I	RS422 differential input (non-inverting) to receiver 1
2A	6	6	I	RS422 differential input (non-inverting) to receiver 2
1B	1	1	I	RS422 differential input (inverting) to receiver 1
2B	7	7	I	RS422 differential input (inverting) to receiver 2
1D	15	15	I	Logic data input to RS422 driver 1
2D	9	9	I	Logic data input to RS422 driver 2
DE	12	12	I	Driver enable (active high)
GND	8	8	—	Device ground pin
1R	3	3	O	Logic data output of RS422 receiver 1
2R	5	5	O	Logic data output of RS422 receiver 2
RE	4	4	I	Receiver enable pin (active low)
V _{CC}	16	16	—	Power supply
1Y	14	14	O	RS-422 differential (non-inverting) driver output 1
2Y	10	10	O	RS-422 differential (non-inverting) driver output 2
1Z	13	13	O	RS-422 differential (inverting) driver output 1
2Z	11	11	O	RS-422 differential (inverting) driver output 2




图 4-2. SN75ALS1178: N or NS Package
(Top View)

PINT			TYPE	DESCRIPTION
NAME	SO	TSSOP		
1A	2	2	I	RS422 differential input (non-inverting) to receiver 1
2A	6	6	I	RS422 differential input (non-inverting) to receiver 2
1B	1	1	I	RS422 differential input (inverting) to receiver 1
2B	7	7	I	RS422 differential input (inverting) to receiver 2
1D	15	15	I	Logic data input to RS422 driver 1
2D	9	9	I	Logic data input to RS422 driver 2
1DE	4	4	I	Driver 1 enable (active high)
2DE	12	12	I	Driver 2 enable (active high)
GND	8	8	—	Device ground
1R	3	3	O	Logic data output of RS422 receiver 1
2R	5	5	O	Logic data output of RS422 receiver 2
V _{CC}	16	16	—	Power supply
1Y	14	14	O	RS-422 differential (non-inverting) driver output 1
2Y	10	10	O	RS-422 differential (non-inverting) driver output 2
1Z	13	13	O	RS-422 differential (non-inverting) driver output 1
2Z	11	11	O	RS-422 differential (non-inverting) driver output 2

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage, (see ⁽²⁾)		7	V
V _I	Input voltage, (DE, RE, and D inputs)		7	V
V _O	Output voltage range, drivers	- 9	14	V
	Input voltage range, receiver	- 14	14	V
	Receiver differential-input voltage range, (see ⁽³⁾)	- 14	14	V
	Receiver low-level output current		50	mA
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
T _{stg}	Storage temperature range	- 65	150	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential input voltage, are with respect to the network ground terminal.
- (3) Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

5.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.75	5	5.25	V
V _{ID}	Differential input voltage			±12	V
V _{OC}	Common-mode output voltage			12	V
V _{IC}	Common-mode input voltage			±12	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current			- 60	mA
				- 400	µA
I _{OL}	Low - level out output current			60	mA
				8	mA
T _A	Operating free-air temperature	0		70	°C

- (1) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage level only.

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		PDIP (N)	SO (NS)	UNIT
		16 Pins	16 Pins	
R _{θJA}	Junction-to-ambient thermal resistance (see ⁽²⁾)	60.6	88.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	48.1	46.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	40.6	50.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	27.5	13.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	40.3	50.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.
- (2) The package thermal impedance is calculated in accordance with JESD 51-7.

5.4 Driver Section

5.4.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA					-1.5	V
V _{OH}	High-level output voltage	V _{IH} = 2V,	V _{IL} = 0.8V,	I _{OH} = - 33mA		3.3		V
V _{OL}	Low-level output voltage	V _{IH} = 2V,	V _{IL} = 0.8V,	I _{OL} = 33mA		1.1		V
V _{OD1}	Differential output voltage	I _O = 0			1.5		6	V
V _{OD2}	Differential output voltage	V _{CC} = 5V,	R _L = 100 Ω ,	See 图 6-1	1/2V _{OD1} or 2 ⁽²⁾			V
		R _L = 54 Ω ,	See 图 6-1		1.5	2.5	5	
V _{OD3}	Differential output voltage	See Note 4			1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage (see Note 5)	R _L = 54 Ω or 100 Ω ,		See 图 6-1			±0.2	V
V _{OC}	Common-mode output voltage	R _L = 54 Ω or 100 Ω ,		See 图 6-1	-1 ⁽³⁾		3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage (see Note 5)	R _L = 54 Ω or 100 Ω ,		See 图 6-1			±0.2	V
I _{O(OFF)}	Output current with power off	V _{CC} = 0,	V _O = -7V to 12V				±100	μ A
I _{OZ}	High-impedance-state output current	V _O = -7V to 12V					±100	μ A
I _{IH}	High-level input current	V _{IH} = 2.7V					100	μ A
I _{IL}	Low-level input current	V _{IL} = 0.4V					-100	μ A
I _{OS}	Short-circuit output current	V _O = -7V					-250	mA
		V _O = V _{CC}					250	
		V _O = 12V					250	
		V _O = 0V					150	
I _{CC}	Supply current (total package)	No load	Outputs enabled			35	50	mA
			Outputs disabled			20	50	

(1) All typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.

(2) The minimum V_{OD2} with a $100\ \Omega$ load is either $1/2 V_{OD1}$ or 2V , whichever is greater.

(3) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

(4) See TIA/EIA-485-A 图 6-3.5, test termination measurement 2.

(5) $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

5.4.2 Switching Characteristics

at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, high- to low-level output	$R_L = 60\ \Omega$, $C_{L1} = C_{L2} = 100\text{pF}$, See 图 6-3		9	15	22	ns
t_{PHL}	Propagation delay time, low- to high-level output	$R_L = 60\ \Omega$, $C_{L1} = C_{L2} = 100\text{pF}$, See 图 6-3		9	15	22	ns
t_{sk}	Output-to-output skew	$R_L = 60\ \Omega$, $C_{L1} = C_{L2} = 100\text{pF}$, See 图 6-3		0	2	8	ns
t_{PZH}	Output enable time to high level	$C_L = 100\text{pF}$,	See 图 6-4	30	35	50	ns
t_{PZL}	Output enable time to low level	$C_L = 100\text{pF}$,	See 图 6-5	5	15	25	ns
t_{PHZ}	Output disable time from high level	$C_L = 15\text{pF}$,	See 图 6-4	7	15	30	ns

5.4.2 Switching Characteristics (续)

at $V_{CC} = 5V$, $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLZ}	Output disable time from low level	$C_L = 15pF$,	See 图 6-5	7	15	30	ns

5.5 Receiver Section

5.5.1 Electrical Characteristics

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage		$V_O = 2.7V$,	$I_O = -0.4mA$			0.2	V
V_{IT-}	Negative-going input threshold voltage		$V_O = 0.5V$,	$I_O = 8mA$	-0.2 ⁽²⁾			V
V_{hys}	Input hysteresis voltage ($V_{IT+} - V_{IT-}$)					50		mV
V_{IK}	Enable input clamp voltage	SN75ALS1177	$I_I = -18mA$				-1.5	V
V_{OH}	High-level output voltage		$V_{ID} = 200mV$, $I_{OH} = -400\mu A$, See 图 6-2		2.7			V
V_{OL}	Low-level output voltage		$V_{ID} = 200mV$, $I_{OL} = 8mA$, See 图 6-2				0.45	V
I_{OZ}	High-impedance-state output current	SN75ALS1177	$V_O = 0.4V$ to $2.4V$				± 20	μA
I_I	Line input current (see Note 6)		Other input at 0V	$V_I = 12V$ $V_I = -7V$			1 -0.8	mA
I_{IH}	High-level input current, RE	SN75ALS1177	$V_{IH} = 2.7V$				20	μA
I_{IL}	Low-level input current, RE	SN75ALS1177	$V_{IL} = 0.4V$				-100	μA
r_i	Input resistance				12			k Ω
I_{OS}	Short-circuit output current		$V_O = 0V$,	See Note 7	-15		-85	mA
I_{CC}	Supply current (total package)		No load,	outputs enabled		35	50	mA

(1) All typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$.

(2) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

(3) Refer to TIA/EIA-422-B, TIA/EIA-423-A, and TIA/EIA-485-A for exact conditions.

(4) Not more than one output should be shorted at a time.

5.5.2 Switching Characteristics

at $V_{CC} = 5V$, $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output		$C_L = 15pF$,	See 图 6-6	15	25	37	ns
t_{PHL}	Propagation delay time, high- to low-level output		$C_L = 15pF$,	See 图 6-6	15	25	37	ns
t_{PZH}	Output enable time to high level	SN75ALS1177	$C_L = 100pF$,	See 图 6-7	10	20	30	ns
t_{PZL}	Output enable time to low level	SN75ALS1177	$C_L = 100pF$,	See 图 6-7	10	20	30	ns
t_{PHZ}	Output disable time from high level	SN75ALS1177	$C_L = 15pF$,	See 图 6-7	3.5	12	16	ns
t_{PLZ}	Output disable time from low level	SN75ALS1177	$C_L = 15pF$,	See 图 6-7	5	12	16	ns

6 Parameter Measurement Information




图 6-1. Driver Test Circuit, V_{OD} and V_{OC}






图 6-2. Receiver Test Circuit, V_{OH} and V_{OL}




DRIVER TEST CIRCUIT




DRIVER VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
B. The pulse generator has the following characteristics: $PRR \leq 1\text{MHz}$, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.

图 6-3. Driver Propagation Delay Times




DRIVER TEST CIRCUIT



DRIVER VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
B. The pulse generator has the following characteristics: $PRR \leq 1\text{MHz}$, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.


图 6-4. Driver Enable and Disable Times



A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $PRR \leq 1\text{MHz}$, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.


图 6-5. Driver Enable and Disable Times




A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $PRR \leq 1\text{MHz}$, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.

图 6-6. Receiver Propagation Delay Times



RECEIVER TEST CIRCUIT



RECEIVER VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $PRR \leq 1\text{MHz}$, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.

图 6-7. Receiver Output Enable and Disable Times

7 Detailed Description
7.1 Device Functional Modes

表 7-1. SN75ALS1177, SN75ALS1178 Functional Table (Each Driver)

INPUT D	ENABLE DE	OUTPUTS ⁽¹⁾	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

表 7-2. SN75ALS1177 Functional Table (Each Receiver)

DIFFERENTIAL A - B	ENABLE RE ⁽¹⁾	OUTPUT Y ⁽¹⁾
$V_{ID} \geq 0.2V$	L	H
$-0.2V < V_{ID} < 0.2V$	L	?
$V_{ID} \leq -0.2V$	L	L
X	H	Z
Open	L	H

表 7-3. SN75ALS1178 Functional Table (Each Receiver)

DIFFERENTIAL A - B	OUTPUT Y ⁽¹⁾
$V_{ID} \geq 0.2V$	H
$-0.2V < V_{ID} < 0.2V$	?
$V_{ID} \leq -0.2V$	L
Open	H

(1) H = High level, L = Low level, ? = Indeterminate, X = Irrelevant, Z = High impedance (off)




图 7-1. Equivalent Schematics




图 7-2. Schematics of Outputs

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

[E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.4 Trademarks

E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

Changes from Revision B (February 2001) to Revision C (February 2024)

Page

- 更改了整个文档中的表格、图和交叉参考的编号格式..... 1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN75ALS1177N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1177N
SN75ALS1177N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1177N
SN75ALS1177NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1177
SN75ALS1177NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1177
SN75ALS1178N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1178N
SN75ALS1178N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1178N
SN75ALS1178NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1178
SN75ALS1178NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1178

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS1177NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN75ALS1177NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN75ALS1178NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN75ALS1178NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS1177NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN75ALS1177NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN75ALS1178NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN75ALS1178NSR	SOP	NS	16	2000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN75ALS1177N	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS1177N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS1178N	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS1178N.A	N	PDIP	16	25	506	13.97	11230	4.32




PACKAGE OUTLINE

NS0016A

SOP - 2.00 mm max height


SOP



4220735/A 12/2021

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:7X

4220735/A 12/2021


NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 -  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 -  The 20 pin end lead shoulder width is a vendor option, either half or full width.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月