
- 8-Channel Bidirectional Transceiver
- **Designed to Implement Control Bus** Interface
- **Designed for Multiple-Controller Systems**
- **High-Speed Advanced Low-Power Schottky** Circuitry
- Low-Power Dissipation . . . 46 mW Max Per Channel
- Fast Propagation Times . . . 20 ns Max
- **High-Impedance pnp Inputs**
- Receiver Hysteresis . . . 650 mV Typ
- **Bus-Terminating Resistors Provided on Driver Outputs**
- No Loading of Bus When Device Is Powered Down ( $V_{CC} = 0$ )
- Power-Up/Power-Down Protection (Glitch Free)



NC - No internal connection

#### NOT RECOMMENDED FOR NEW DESIGNS

#### description

The SN75ALS164 eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, advanced low-power Schottky device designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS164 provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS164 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. All outputs are disabled (at the high-impedance state) during  $V_{CC}$  power-up and power-down transitions for glitch-free operation. The direction of data flow through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SN75ALS164 is identical to the SN75ALS162 with the addition of an OR gate to help simplify board layouts in several popular applications. The ATN and EOI signals are ORed to provide the ATN + EOI output, which is a standard totem-pole output.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage V<sub>CC</sub> is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV minimum for increased noise immunity. All receivers have 3-state outputs that present a high impedance to the terminal when disabled.

The SN75ALS164 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **CHANNEL IDENTIFICATION TABLE**

NAME	IDENTITY	CLASS		
DC TE SC	Direction-Control Talk-Enable System Control	Control		
ATN SRQ REN IFC EOI	Attention Service Request Remote Enable Interface Clear End or Identity	Bus Management		
ATN+EOI	ATN Logical or EOI	Logic		
DAV NDAC NRFD	Data Valid No Data Accepted Not Ready for Data	Data Transfer		

#### **Function Tables**

#### RECEIVE/TRANSMIT FUNCTION TABLE

		RECEIVE TRANSMITT ONCTION TABLE											
	CONT	ROLS			BUS-MANAG	EMENT CHA	NNELS		DATA-TRANSFER CHANNELS				
SC	DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD		
				(controll	ed by DC)	(controlled by SC)			(cc	(controlled by TE)			
	Н	Н	Н	R	т			Т	т	R	Ь		
	Н	Н	L	K	K I			R	ı	K	R		
	L	L	Н	т	T D			R	R	т	_		
	L	L	L	I	R			Т	K	I	'		
	Н	L	Х	R	Т			R	R	Т	Т		
	L	Н	Х	Т	R			Т	Т	R	R		
Н						Т	Т						
L						R	R						

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.


#### ATN + EOI FUNCTION TABLE

INP	UTS	OUTPUT
ATN	EOI	ATN + EOI
Н	Х	Н
Х	Н	Н
L	L	L




<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI when the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

### logic symbol†




- <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

#### logic diagram (positive logic)



#### schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage	5.5 V
Low-level driver output current	100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	81°C/W
Storage temperature range, T <sub>stq</sub>	– 65°C to 150°C
Storage temperature range, T <sub>stg</sub>	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - 2. The package thermal impedance is calculated in accordance with JESD 51.



# recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V	
High-level input voltage, V <sub>IH</sub>		2			V	
Low-level input voltage, V <sub>IL</sub>				0.8	V	
	Bus ports with 3-state outputs			- 5.2	mA	
High-level output current, IOH	Terminal ports	- 800				
	Bus ports with 3-state outputs  Terminal ports  ATN + EOI  Bus ports  Terminal ports  ATN + EOI  Terminal ports  ATN + EOI			- 400	μΑ	
	Bus ports			48		
Low-level output current, IOL	Terminal ports			16	mA	
	ATN + EOI			4		
Operating free-air temperature, T	A	0 70			°C	

# electrical characteristics over recommended supply-voltage and operating free-air temperature ranges (unless otherwise noted)

	PARAMETER		TES'	T CONDITIONS	MIN	TYP†	MAX	UNIT	
VIK	Input clamp voltage		I <sub>I</sub> = -18 mA			- 0.8	-1.5	V	
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> – V <sub>T</sub> _)	Bus			0.4	0.65		V	
		Terminal	ΙΟΗ = – 800 μΑ		2.7	3.5			
V <sub>OH</sub> ‡	High-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA}$		2.5	3.3		V	
		ATN+EOI	I <sub>OH</sub> = – 400 μA		2.7				
		Terminal	I <sub>OL</sub> = 16 mA			0.3	0.5		
$V_{OL}$	Low-level output voltage	Bus	I <sub>OL</sub> = 48 mA			0.35	0.5	V	
		ATN+EOI	$I_{OL} = 4 \text{ mA}$			0.4			
ı.	Input current at maximum input	Terminal§	V <sub>I</sub> = 5.5 V		0.2	100			
il .	voltage	ATN, EOI	V <sub>I</sub> = 5.5 V				200	μΑ	
liH .	IH High-level input current		V <sub>I</sub> = 2.7 V		0.1	20	μΑ		
		ATN, EOI	V <sub>I</sub> = 2.7 V				40		
IIL Lov	Low-level input current	Terminal control	V <sub>I</sub> = 0.5 V			-10	-100	μА	
		ATN, EOI	V <sub>I</sub> = 0.5 V			- 500			
Vivor	Voltage at bus port		Driver disabled	$I_{l(bus)} = 0$	2.5	3.0	3.7	3.7 V	
V <sub>I/O</sub> (bus)	voltage at bus port	_	Driver disabled	$I_{I(bus)} = -12 \text{ mA}$			-1.5	V	
				$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3				
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		- 3.2		
I <sub>I</sub> /O(bus)	Current into bus port	Power on	Driver disabled	V <sub>I(bus)</sub> = 2.5 V to 3.7 V			+ 2.5 - 3.2		
( ,				V <sub>I(bus)</sub> = 3.7 V to 5 V	0		2.5		
				$V_{I(bus)} = 5 V \text{ to } 5.5 V$	0.7		2.5		
		Power off	$V_{CC} = 0$ ,	V <sub>I(bus)</sub> = 0 to 2.5 V			- 40	μΑ	
		Terminal			-15	- 35	<b>– 75</b>		
los	Short-circuit output current	Bus			- 25	- 50	-125	mA	
		ATN + EOI			-10		-100		
Icc	Supply current		No load,	TE, DC, and SC low		55	75	mA	
C <sub>I/O(bus)</sub>	Bus-port capacitance		$V_{CC} = 0 \text{ to } 5 \text{ V},$	$V_{I/O} = 0$ to 2 V, f = 1 MHz		30		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ V<sub>OH</sub> applies for 3-state outputs only. § Except ATN and EOI terminals.




# SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SLLS022C - JUNE 1986 - REVISED MAY 1998

# switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		10	20	
tPHL	Propagation delay time, high-to-low-level output	reminai	240	See Figure 1		12	20	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF,		5	10	
tPHL	Propagation delay time, high-to-low-level output	Dus	Terriiriai	See Figure 2		7	14	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal ATN or Terminal EOI	ATN+EOI	C <sub>L</sub> = 15 pF, See Figure 3		3.5	10	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Terminal ATN or Terminal EOI	ATN+EOI	C <sub>L</sub> = 15 pF, See Figure 3		7	15	ns
<sup>t</sup> PZH	Output enable time to high level						30	
tPHZ	Output disable time from high level	TE, DC, or SC	Bus (ATN, EOI, REN, IFC, and	C <sub>L</sub> = 15 pF,			20	ns
tPZL	Output enable time to low level	12, 00, 0130	DAV)	See Figure 4			45	115
tPLZ	Output disable time from low level		,				20	
<sup>t</sup> PZH	Output enable time to high level						30	
<sup>t</sup> PHZ	Output disable time from high level	TE, DC, or SC	Terminal	$C_L = 15 pF$ ,			25	ns
t <sub>PZL</sub>	Output enable time to low level	12, 00, 0130	reminai	See Figure 5			30	
t <sub>PLZ</sub>	Output disable time from low level						25	



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $Z_{O} =$  50  $\Omega$ .


Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms






NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064

Figure 3. ATN + EOI Load Circuit and Voltage Waveforms






#### **VOLTAGE WAVEFORMS**

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns

Figure 4. Bus Load Circuit and Voltage Waveforms



**VOLTAGE WAVEFORMS** 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .

Figure 5. Terminal Load Circuit and Voltage Waveforms

#### **TYPICAL CHARACTERISTICS**

# TERMINAL HIGH-LEVEL OUTPUT VOLTAGE VS HIGH-LEVEL OUTPUT CURRENT VCC = 5 V TA = 25°C TA = 25°C 1.5 0 0 -5 -10 -15 -20 -25 -30 -35 -40 IOH - High-Level Output Current - mA

Figure 6

# TERMINAL LOW-LEVEL OUTPUT VOLTAGE **LOW-LEVEL OUTPUT CURRENT** 0.6 $V_{CC} = 5 V$ $T_A = 25^{\circ}C$ V<sub>OL</sub> - Low-Level Output Voltage - V 0.5 0.4 0.3 0.2 0.1 0 0 10 40 50 20 60 IOL - Low-Level Output Current - mA

Figure 7

# TERMINAL OUTPUT VOLTAGE vs







Figure 8

#### TYPICAL CHARACTERISTICS













Figure 10

# **BUS CURRENT BUS VOLTAGE**



www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN75ALS164DW	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS164
SN75ALS164DW.A	Active	Production	SOIC (DW)   24	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS164
SN75ALS164DWR	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS164
SN75ALS164DWR.A	Active	Production	SOIC (DW)   24	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS164

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS164DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 23-May-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS164DWR	SOIC	DW	24	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75ALS164DW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN75ALS164DW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025