SN75LBC241 LOW-POWER LinBiCMOS™ MULTIPLE DRIVERS AND RECEIVERS

SLLS137F - MAY 1992 - REVISED FEBRUARY 2001

- Operates With Single 5-V Power Supply
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Improved Performance Replacement for MAX241
- Operates at Data Rates up to 100 kbit/s Over a 3-m Cable
- Low-Power Shutdown Mode . . . ≤1 μA Typ
- LinBiCMOS™ Process Technology
- Four Drivers and Five Receivers
- ±30-V Input Levels
- 3-State TTL/CMOS Receiver Outputs
- ±9-V Output Swing With a 5-V Supply
- Applications
 - TIA/EIA-232-F Interface
 - Battery-Powered Systems
 - Terminals
 - Modems
 - Computers
- Packaged in Plastic Small-Outline Package

(TOP VIEW) тоитз Г 28 TOUT4 TOUT1 2 27 TRIN3 TOUT2 | 3 26 **∏** ROUT3 RIN2 **4** 25 SHUTDOWN 24 | EN ROUT2 5 23 RIN4 TIN2 6 22 ROUT4 TIN1 | 7 ROUT1 ∏ 21 **∏** TIN4 8 RIN1 9 20 TIN3 GND [] 10 19 ROUT5 V_{CC} ☐ 11 18 RIN5 C1+ 1 12 17 V_{SS} V_{DD} **∐** 13 16 C2-15 C2+ C1- [] 14

DW PACKAGE

description

The SN75LBC241 is a low-power LinBiCMOS™ line-interface device containing four independent drivers and five receivers. It is designed as a plug-in replacement for the Maxim MAX241. The SN75LBC241 provides a capacitive-charge-pump voltage generator to produce RS-232 voltage levels from a 5-V supply. The charge-pump oscillator frequency is 20 kHz. Each receiver converts RS-232 inputs to 5-V TTL/CMOS levels. The receivers have a typical threshold of 1.2 V and a typical hysteresis of 0.5 V and can accept ±30-V inputs. Each driver converts TTL/CMOS input levels into RS-232 levels.

The SN75LBC241 includes a receiver, a 3-state control line, and a low-power shutdown control line. When the $\overline{\text{EN}}$ line is high, receiver outputs are placed in the high-impedance state. When $\overline{\text{EN}}$ is low, normal operation is enabled.

The shutdown mode reduces power dissipation to less than $5 \,\mu\text{W}$, typically. In this mode, receiver outputs have high impedance, driver outputs are turned off, and the charge-pump circuit is turned off. When SHUTDOWN is high, the shutdown mode is enabled. When SHUTDOWN is low, normal operation is enabled.

This device has been designed to conform to TIA/EIA-232-F and ITU Recommendation V.28.

The SN75LBC241 has been designed using LinBiCMOS technology and cells contained in the Texas Instruments LinASIC™ library. Use of LinBiCMOS circuitry increases latch-up immunity in this device over an all-CMOS design.

The SN75LBC241 is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS and LinASIC are trademarks of Texas Instruments




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN75LBC241 LOW-POWER LinBiCMOS™ MULTIPLE DRIVERS AND RECEIVERS

SLLS137F - MAY 1992 - REVISED FEBRUARY 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Input supply voltage range, V _{CC} (see Note 1) | –0.3 V to 6 V |
|--|---|
| Positive output supply voltage range, V _{DD} | V _{CC} –0.3 V to 15 V |
| Negative output supply voltage range, V _{SS} | 0.3 V to –15 V |
| Input voltage range, V _I : Driver | 0.3 V to V _{CC} + 0.3 V |
| Receiver | ±30 V |
| Output voltage range, V _O : TOUT | $V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$ |
| ROUT | $-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$ |
| Short-circuit duration: TOUT | |
| Continuous total dissipation | See Dissipation Rating Table |
| Package thermal impedance, θ _{JA} (see Note 2) | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.

DISSIPATION RATING TABLE

| PACKAGE | $T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING | OPERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING |
|---------|--|---|---------------------------------------|
| DW | 1603 mW | 12.8 mW/°C | 1026 mW |

recommended operating conditions

| | | | MIN | NOM | MAX | UNIT |
|----------------|--|-----------------------|-----|-----|-----|------|
| Vcc | Supply voltage | Supply voltage, VCC | 4.5 | 5 | 5.5 | V |
| \/ | Lligh lovel input valtage | TIN | 2 | | | V |
| VIH | High-level input voltage | EN, SHUTDOWN | 2.4 | | | V |
| VIL | Low-level input voltage | TIN, EN, SHUTDOWN | | | 0.8 | V |
| | External charge-pump capacitor | C1–C4 (see Figure 5) | 1 | | | μF |
| | External about a numb conscitor valtage rating | C1, C3 (see Figure 5) | 6.3 | | | V |
| | External charge-pump capacitor voltage rating | C2, C4 (see Figure 5) | 16 | | | V |
| ٧ _I | Receiver input voltage | | | ±30 | V | |
| TA | T _A Operating free-air temperature | | | | | °C |

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SLLS137F - MAY 1992 - REVISED FEBRUARY 2001

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | MIN | TYP [†] | MAX | UNIT |
|-------------------|---|------|---|-----|------------------|------------|------|
| | High level output voltage | TOUT | $R_L = 3 \text{ k}\Omega$ to GND, See Note 3 | 5 | 9 | | V |
| VOH | High-level output voltage | ROUT | I _{OH} = -1 mA | 3.5 | | | ٧ |
| \/a. | Low lovel output voltage | TOUT | $R_L = 3 \text{ k}\Omega$ to GND, See Note 4 | | _9 [‡] | - 5 | ٧ |
| VOL | Low-level output voltage | ROUT | I _{OL} = 3.2 mA | | | 0.4 | ٧ |
| V _{IT+} | Receiver positive-going input threshold voltage | RIN | $V_{CC} = 5 \text{ V}, \qquad T_A = 25^{\circ}\text{C}$ | | 1.7 | 2.4 | V |
| V _{IT} _ | Receiver negative-going input threshold voltage | RIN | $V_{CC} = 5 \text{ V}, 	 T_{A} = 25^{\circ}\text{C}$ | 0.8 | 1.2 | | V |
| V_{hys} | Input hysteresis voltage (V _{IT+} – V _{IT-}) | RIN | $V_{CC} = 5 V$ | | 0.5 | 1 | V |
| rį | Receiver input resistance | RIN | $V_{CC} = 5 \text{ V}, 	 T_A = 25^{\circ}\text{C}$ | 3 | 5 | 7 | kΩ |
| r _O | Output resistance | TOUT | $V_{DD} = V_{SS} = V_{CC} = 0,$ $V_{O} = \pm 2 V$ | 300 | | | Ω |
| los | Short-circuit output current§ | TOUT | $V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0$ | | ±10 | | mA |
| IIS | Short-circuit input current | TIN | V _I = 0 | | | 200 | μΑ |
| laa | Supply aurrent | | V _{CC} = 5.5 V, T _A = 25°C, All outputs open | | 4 | 8 | m A |
| ICC | Supply current | | All outputs open, T _A = 25°C, SHUTDOWN high | | 1 | 10 | mA |

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTES: 3. Total I_{OH} drawn from TOUT1, TOUT2, TOUT3, TOUT4, and V_{DD} terminals should not exceed 12 mA.

4. Total I_{OL} drawn from TOUT1, TOUT2, TOUT3, TOUT4, and V_{SS} terminals should not exceed –12 mA.


switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|--|--|-----|-----|-----|------|
| tPLH(R) | Receiver propagation-delay time, low- to high-level output | See Figure 1 | | 500 | | ns |
| tPHL(R) | Receiver propagation-delay time, high- to low-level output | See Figure 1 | | 500 | | ns |
| ^t PZH | Receiver output-enable time to high level | See Figure 4 | | 100 | | ns |
| ^t PZL | Receiver output-enable time to low level | See Figure 4 | | 100 | | ns |
| ^t PHZ | Receiver output-disable time from high level | See Figure 4 | | 50 | | ns |
| tPLZ | Receiver output-disable time from low level | See Figure 4 | | 50 | | ns |
| SR | Driver slew rate | $R_L = 3 \text{ k}\Omega$ to 7 k Ω , $C_L = 2500 \text{ pF}$, See Figure 3 | | | 30 | V/μs |
| SR _(tr) | Driver transition-region slew rate | $R_L = 3 \text{ k}\Omega$ to 7 k Ω , $C_L = 2500 \text{ pF}$, See Figure 3 | 4 | 6 | | V/µs |

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

[§] Not more than one output should be shorted at one time.


PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, duty cycle $\leq 50\%$.


- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

Figure 1. Receiver Test Circuit and Waveforms for tpHL and tpLH Measurement



- NOTES: A. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, duty cycle $\leq 50\%$.
 - B. C_L includes probe and jig capacitance.

Figure 2. Driver Test Circuit and Waveforms for $t_{\mbox{\footnotesize{PHL}}}$ and $t_{\mbox{\footnotesize{PLH}}}$ Measurement (5-\$\mu s\$ Input)




NOTES: A. The pulse generator has the following characteristics: $Z_{O} = 50 \Omega$, duty cycle $\leq 50\%$.

B. C_L includes probe and jig capacitance.

Figure 3. Test Circuit and Waveforms for t_{THL} and t_{TLH} Measurement (20-μs Input)



PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, duty cycle $\leq 50\%$.

B. C_L includes probe and jig capacitance.

Figure 4. Receiver Output Enable and Disable Timing



APPLICATION INFORMATION




Figure 5. Typical Operating Circuit



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|----------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| SN75LBC241DW | Active | Production | SOIC (DW) 28 | 20 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75LBC241 |
| SN75LBC241DW.A | Active | Production | SOIC (DW) 28 | 20 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75LBC241 |
| SN75LBC241DWR | Active | Production | SOIC (DW) 28 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75LBC241 |
| SN75LBC241DWR.A | Active | Production | SOIC (DW) 28 | 1000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | SN75LBC241 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75LBC241DWR | SOIC | DW | 28 | 1000 | 330.0 | 32.4 | 11.35 | 18.67 | 3.1 | 16.0 | 32.0 | Q1 |

www.ti.com 23-May-2025




*All dimensions are nominal

| | Device | Device Package Type | | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---------------|---------------------|----|------|------|-------------|------------|-------------|
| I | SN75LBC241DWR | SOIC | DW | 28 | 1000 | 350.0 | 350.0 | 66.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|----------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN75LBC241DW | DW | SOIC | 28 | 20 | 506.98 | 12.7 | 4826 | 6.6 |
| SN75LBC241DW.A | DW | SOIC | 28 | 20 | 506.98 | 12.7 | 4826 | 6.6 |

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025