



[Sample &](http://www.ti.com.cn/product/cn/TDC7201?dcmp=dsproject&hqs=sandbuy&#samplebuy)  $\frac{1}{2}$  Buy







**[TDC7201](http://www.ti.com.cn/product/cn/tdc7201?qgpn=tdc7201)** ZHCSF24 –MAY 2016

# **TDC7201** 适用于激光雷达、 测距仪 和 **ADAS** 中飞行时间应用的时间**-**数字转换器

# <span id="page-0-1"></span>**1** 特性

- 分辨率: 55ps
- 标准偏差: 35ps
- 测量范围:
	- 独立模式 1:12ns 至 2000ns
	- 独立模式 2:250ns 至 8ms
	- 组合模式:0.25ns 至 8ms
- 低运行功耗: 2.7mA
- 最多支持 10 个 STOP 信号
- 自主多周期平均模式,可实现低功耗
- 电源电压:2V 至 3.6V
- 工作温度范围:-40°C 至 +85°C
- 用于寄存器访问的串行外设接口 (SPI) 接口

# <span id="page-0-2"></span>**2** 应用

- 测距仪
- 激光雷达
- 无人机和机器人
- 高级驾驶员辅助系统 (ADAS)
- 冲突检测系统
- <span id="page-0-0"></span>• 流量计

**3** 说明

TDC7201 设计为与采用飞行时间技术的超声波、激光 和雷达测距设备搭配使用。TDC7201 内置有两个时间 数字转换器 (TDC), 可用于测量 4 厘米到数千米范围 内的距离,而且架构非常简单,无需使用昂贵的现场可 编程门阵列 (FPGA) 或处理器。

每个 TDC 均可执行秒表功能, 测量 START 脉冲与多 达 5 个 STOP 脉冲之间的时间间隔(飞行时间, 即 TOF)。利用这两个 TDC,可以同时且单独测量两对 START 和 STOP 引脚, 从而提高时间测量设计的灵活 性。

该器件内置自校准时基,可对时间和温度偏差进行补 偿。这一自校准功能使得时间数字转换器能够获得皮秒 级精度。这一精度使得 TDC7201 非常适合测距 应 用。

当 TDC7201 器件置于自主多周期平均模式下时,可降 低系统功耗,非常适合电池供电式流量计。在该模式 下,主器件会进入休眠模式以实现节能并在测量序列完 成后由 TDC 中断唤醒。

器件信息**[\(1\)](#page-0-0)**



(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

# 简化的激光雷达应用框图



Copyright © 2016, Texas Instruments Incorporated



Texas<br>Instruments

www.ti.com.cn

# 目录





# <span id="page-1-0"></span>4 修订历史记录





# <span id="page-2-0"></span>**5 Pin Configuration and Functions**



### **Pin Functions**



# <span id="page-3-0"></span>**6 Specifications**

# <span id="page-3-1"></span>**6.1 Absolute Maximum Ratings**

at  $T_A = 25^{\circ}$ C, VDD1 = VDD2 = 3.3 V, GND1 = GND2 = 0 V (unless otherwise noted).<sup>(1)(2)(3)(4)(5)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *[Recommended](#page-3-3) Operating [Conditions](#page-3-3)*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) Pins VDD1 and VDD2 must be tied together at the board level and supplied from the same source.

(5) When the terminal input voltage (V<sub>I</sub>) at any pin exceeds power supplies (V<sub>I</sub> < GND or V<sub>I</sub> > VDD), the current at that pin must not exceed 5 mA (source or sink), and the voltage (V<sub>I</sub>) at the pin must not exceed 3.9 V.

# <span id="page-3-2"></span>**6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# <span id="page-3-3"></span>**6.3 Recommended Operating Conditions**

At  $T_A = 25^{\circ}$ C, VDD1 = VDD2 = 3.3 V, GND1 = GND2 = 0 V (unless otherwise noted).



(1) Specified by design.

(2) Applies to both pairs of START1, STOP1 and START2, STOP2 pins.<br>(3) Minimum time between 2 stop signals applies to 2 stop signals on the

Minimum time between 2 stop signals applies to 2 stop signals on the same TDC.



### **Recommended Operating Conditions (continued)**

At  $T_A = 25^{\circ}$ C, VDD1 = VDD2 = 3.3 V, GND1 = GND2 = 0 V (unless otherwise noted).



(4) TDC7201 device in combined measurement mode where START1 and START2 are connected together:

(a) A common REFERENCE\_START signal is applied to START1 and START2 at least 12 ns before occurrence of actual START and STOP signals in Mode 1 (and at least  $2 \times t_{\text{CLOCK}}$  before occurrence of actual Start and Stop signals in Mode 2).

(b) Start signal is connected to STOP1

(c) Stop signal is connected to STOP2

(d) Two time periods T1 (REFERENCE\_START to Start) and T2 (REFERENCE\_START to Stop) are measured and their difference (T2- T1) is the time between Start to Stop

#### <span id="page-4-0"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/cn/lit/pdf/spra953)

ZHCSF24 –MAY 2016 **[www.ti.com.cn](http://www.ti.com.cn)**

# <span id="page-5-0"></span>**6.5 Electrical Characteristics**

 $T_A = 25^{\circ}$ C, VDD1 = VDD2 = 3.3 V, GND1 = GND2 = 0 V (unless otherwise noted).



(1) Accuracy is defined as the systematic error in the output signal; the error of the device excluding noise.

(2) Specified by design.

(3) Sum of TDC1 and TDC2 values

# <span id="page-5-1"></span>**6.6 Timing Requirements**





# <span id="page-6-0"></span>**6.7 Switching Characteristics**

 $T_A = 25^{\circ}$ C, VDD1 = VDD2 = 3.3 V, GND1 = GND2 = 0 V (unless otherwise noted).





<span id="page-6-1"></span>DOUTx: SCLK falling edge

**Figure 1. SPI Register Access: 8 Bit Register Example**

EXAS **STRUMENTS** 

**[TDC7201](http://www.ti.com.cn/product/cn/tdc7201?qgpn=tdc7201)** ZHCSF24 –MAY 2016 **[www.ti.com.cn](http://www.ti.com.cn)**

# <span id="page-7-0"></span>**6.8 Typical Characteristics**

At  $T_A = 25^{\circ}$ C, VDD1 = VDD2 = 3.3 V, GND1 = GND2 = 0 V, CLOCK = 8 MHz, CALIBRATION2\_PERIODS = 10, AVG\_CYCLES = 1 Measurement, NUM\_STOP = Single STOP, Measurement Mode 2 (unless otherwise noted).





# **Typical Characteristics (continued)**







**NSTRUMENTS** 

**EXAS** 

# **Typical Characteristics (continued)**

At  $T_A = 25^{\circ}$ C, VDD1 = VDD2 = 3.3 V, GND1 = GND2 = 0 V, CLOCK = 8 MHz, CALIBRATION2\_PERIODS = 10, AVG\_CYCLES = 1 Measurement, NUM\_STOP = Single STOP, Measurement Mode 2 (unless otherwise noted).





# <span id="page-10-0"></span>**7 Detailed Description**

# <span id="page-10-1"></span>**7.1 Overview**

The TDC7201 has two built-in TDCs with the capability to simultaneously and individually measure time delay on two pairs of START and STOP pins. Each TDC is a stopwatch that measures time between a single event (edge on START pin) and multiple subsequent events (edge on STOP pin). An event from a START pulse to a STOP pulse is also known as time-of-flight, or TOF for short. The TDC has an internal time base that is used to measure time with accuracy in the order of picoseconds. This accuracy makes the TDC7201 ideal for applications such as drones and range finders, which require high accuracy in the picoseconds range.

### **NOTE**

In rest of the documentation, we use TDCx to refer each TDC of the TDC7201, where  $x =$ 1, 2. Also, the prefix TDCx is used in register names to identify the TDC the register belongs to. Further the associated START, STOP, TRIGG, CSB, DOUT, and INTB pins of TDCx are represented as STARTx, STOPx, TRIGGx, CSBx, DOUTx, and INTBx.

# <span id="page-10-2"></span>**7.2 Functional Block Diagram**



Copyright © 2016, Texas Instruments Incorporated

# **NOTE**

Do not tie together VREG1 and VREG2.



# <span id="page-11-0"></span>**7.3 Feature Description**

# **7.3.1 LDO**

The LDO (low-dropout) is an internal supply voltage regulator for the TDC7201. Each of the two TDC cores of the TDC7201 has its own dedicated LDO. No external circuitry needs to be connected to the output of this regulator other than the mandatory external decoupling capacitor on VREG1 and VREG2.

Recommendations for the decoupling capacitor parameters:

- Type: ceramic
- Capacitance: 0.4 µF to 2.7 µF (1 µF typical). If using a capacitor value outside the recommended range, the part may malfunction and can be damaged.
- ESR: 100 mΩ (maximum)

# **7.3.2 CLOCK**

The TDC7201 needs an external reference clock connected to the CLOCK pin. This external clock input serves as the reference clock for both TDCs of the TDC7201. The external CLOCK is used to calibrate the internal time base accurately and therefore, the measurement accuracy is heavily dependent on the external CLOCK accuracy. This reference clock is also used by all digital circuits inside the device; thus, CLOCK has to be available and stable at all times when the device is enabled ( $ENABLE = HIGH$ ).

[Figure](#page-11-1) 20 shows the typical effect of the external CLOCK frequency on the measurement uncertainty. With a reference clock of 1 MHz, the standard deviation of a set of measurement results is approximately 243 ps. As the reference clock frequency is increased, the standard deviation (or measurement uncertainty) reduces. Therefore, using a reference clock of 16 MHz is recommended for optimal performance.



**Figure 20. Standard Deviation vs CLOCK**

# <span id="page-11-1"></span>**7.3.3 Counters**

#### *7.3.3.1 Coarse and Clock Counters Description*

Time measurements by each TDCx of the TDC7201 rely on two counters: the Coarse Counter and the Clock Counter. The Coarse Counter counts the number of times the ring oscillator (the TDCx's core time measurement mechanism) wraps, which is used to generate the results in the TDCx TIME1 to TDCx TIME6 registers.

The Clock Counter counts the number of integer clock cycles between START and STOP events and is used in *[Measurement](#page-14-0) Mode 2* only. The results for the Clock Counter are displayed in the [TDCx\\_CLOCK\\_COUNT1](#page-30-0) to [TDCx\\_CLOCK\\_COUNT5](#page-32-0) registers.

# <span id="page-11-2"></span>*7.3.3.2 Coarse and Clock Counters Overflow*

Once the coarse counter value has reached the corresponding value of the Coarse Counter Overflow registers, then its interrupt bit will be set to 1. In other words, if  $(TDCx_TIMEn / 63) \geq COARSE_CNTR_OVF$  $(TDCx_TIMEn / 63) \geq COARSE_CNTR_OVF$ , then COARSE\_CNTR\_OVF\_INT = 1 (this interrupt bit is located in the [TDCx\\_INT\\_STATUS](#page-26-0) register).



#### **Feature Description (continued)**

TDCx\_COARSE\_CNTR\_OVF = [\(TDCx\\_COARSE\\_CNTR\\_OVF\\_H](#page-27-0) x 2 <sup>8</sup> + [TDCx\\_COARSE\\_CNTR\\_OVF\\_L](#page-28-0)), where TDCx\_TIMEn refers to the [TDCx\\_TIME1](#page-29-0) to [TDCx\\_TIME6](#page-33-0) registers.

Similarly, once the clock counter value has reached the corresponding value of the Clock Counter Overflow registers, then its interrupt bit will be set to 1. In other words, if [TDCx\\_CLOCK\\_COUNTn](#page-30-0) > TDCx\_CLOCK\_CNTR\_OVF, then CLOCK\_CNTR\_OVF\_INT = 1 (this interrupt bit is located in the [INT\\_STATUS](#page-26-0) register).

TDCx\_CLOCK\_CNTR\_OVF = ([TDCx\\_CLOCK\\_CNTR\\_OVF\\_H](#page-28-1) × 2 <sup>8</sup> + [TDCx\\_CLOCK\\_CNTR\\_OVF\\_L](#page-28-2)), where TDCx\_CLOCK\_COUNTn refers to the [TDCx\\_CLOCK\\_COUNT1](#page-30-0) to [TDCx\\_CLOCK\\_COUNT5](#page-32-0) registers.

As soon as there is an overflow detected, the running measurement will be terminated immediately.

#### *7.3.3.3 Clock Counter STOP Mask*

The values in the Clock Counter STOP Mask registers define the end of the mask window. The Clock Counter STOP MASK = Mask value will be referred to as TDCx\_CLOCK\_CNTR\_STOP\_MASK [\(TDCx\\_CLOCK\\_CNTR\\_STOP\\_MASK\\_H](#page-29-1) x 2 <sup>8</sup> + [TDCx\\_CLOCK\\_CNTR\\_STOP\\_MASK\\_L](#page-29-2)).

The Clock Counter is started by the first rising edge of the external CLOCK after the START signal (see [Figure](#page-15-0) 23). All STOP signals occurring before the value set by the TDCx\_CLOCK\_CNTR\_STOP\_MASK registers will be ignored. This feature can be used to help suppress wrong or unwanted STOP trigger signals.

For example, assume the following values:

- The first time-of-flight (TOF1), which is defined as the time measurement from the START to the 1<sup>st</sup> STOP = 19 μs.
- The second time-of-flight (TOF2), which is defined as the time measurement from the START to the 2<sup>nd</sup>  $STOP = 119 \mu s$ .
- $CLOCK = 8 MHz$

In this example, the TDC7201 will provide a [TDCx\\_CLOCK\\_COUNT1](#page-30-0) of approximately 152 (19 µs /  $t_{\text{CLOCK}}$ ), and TDCx\_CLOCK\_COUNT2 of approximately 952 (119 µs /  $t_{\text{CLOCK}}$ ). If the user sets [TDCx\\_CLOCK\\_COUNT2](#page-30-1) of approximately 952 TDCx\_CLOCK\_CNTR\_STOP\_MASK anywhere between 152 and 952, then the 1st STOP will be ignored and 2<sup>nd</sup> STOP will be measured.

The Clock Counter Overflow value ([TDCx\\_CLOCK\\_CNTR\\_OVF\\_H](#page-28-1) x 2<sup>8</sup> + [TDCx\\_CLOCK\\_CNTR\\_OVF\\_L](#page-28-2)) should always be higher than the Clock Counter STOP Mask value ([TDCx\\_CLOCK\\_CNTR\\_STOP\\_MASK\\_H](#page-29-1) x 2<sup>8</sup> + [TDCx\\_CLOCK\\_CNTR\\_STOP\\_MASK\\_L\)](#page-29-2). Otherwise, the Clock Counter Overflow Interrupt will be set before the STOP mask time expires, and the measurement will be halted.

#### *7.3.3.4 ENABLE*

The ENABLE pin is used as a reset to all digital circuits in the TDC7201. Therefore, it is essential that the ENABLE pin sees a positive edge after the device has powered up. It is also important to ensure that there are no transients (such as glitches) on the ENABLE pin; such glitches could cause the device to reset

#### <span id="page-12-0"></span>**7.4 Device Functional Modes**

#### **7.4.1 Calibration**

The time measurements performed by each TDCx of the TDC7201 are based on an internal time base which is represented as the LSB value of the [TDCx\\_TIME1](#page-29-0) to [TDCx\\_TIME6](#page-33-0) results registers. The typical LSB value can be seen in *Electrical [Characteristics](#page-5-0)*. However, the actual value of the LSB can vary depending on environmental variables (temperature, systematic noise, and so forth). This variation can introduce significant error into the measurement result. There is also an offset error in the measurement due to certain internal delays in the device.

In order to compensate for these errors and to calculate the actual LSB value, calibration needs to be performed. The TDCx calibration consists of two measurement cycles of the external CLOCK. The first is a measurement of a single clock cycle period of the external clock; the second measurement is for the number of external CLOCK periods set by the CALIBRATION2\_PERIODS in the [TDCx\\_CONFIG2](#page-25-0) register. The results from the calibration measurements are stored in the [TDCx\\_CALIBRATION1](#page-33-1) and [TDCx\\_CALIBRATION2](#page-33-2) registers.

Copyright © 2016, Texas Instruments Incorporated



The two-point calibration is used to determine the actual LSB in real time in order to convert the [TDCx\\_TIME1](#page-29-0) to [TDCx\\_TIME6](#page-33-0) results from number of delays to a real TOF number. Calibration is automatic and performed every time after a measurement and before measurement completion interrupt is sent to the MCU through INTBx pin. Only if a measurement is interrupted (for example, due to counter overflow or missing STOP signal), calibration is not performed. As discussed in the next sections, the calibrations will be used for calculating TOF in measurement modes 1 and 2.

#### **7.4.2 Measurement Modes**

#### *7.4.2.1 Measurement Mode 1*

In measurement mode 1, as shown in [Figure](#page-13-0) 21, each TDCx of the TDC7201 performs the entire counting from START to the last STOP using its internal ring oscillator plus coarse counter. This method is recommended for measuring shorter time durations of *< 2000 ns*. TI does not recommend using measurement mode 1 for measuring time > 2000 ns because this decreases accuracy of the measurement (as shown in [Figure](#page-13-1) 22).



Measured Time (ns)

<span id="page-13-1"></span><span id="page-13-0"></span>**Figure 22. Measurement Mode 1 Standard Deviation vs Measured Time-of-Flight**

0 200 400 600 800 1000 1200 1400 1600 1800 2000

Copyright © 2016, Texas Instruments Incorporated

D002



#### **7.4.2.1.1 Calculating Time-of-Flight (Measurement Mode 1)**

<span id="page-14-1"></span> $TOF_n = (TIME_n)(normLSB)$ For measurement mode 1, the TOF between the START to the n<sup>th</sup> STOP can be calculated using [Equation](#page-14-1) 1:

(CLOCKperiod)  $(\mathsf{calCount})$  $(\sf CALIBRATION2\_PERIDDS)$   $normalSB = \frac{(CLOCKperiod)}{(calCount)}$ calCount = CALIBRATION2 – CALIBRATION1<br>CALIBRATION2 \_ PERIODS) – 1 

where

- $\overline{IOF}_n$  [sec] = time-of-flight measurement from the START to the n<sup>th</sup> STOP
- TIME<sub>n</sub> = n<sup>th</sup> TIME measurement given by the [TIME1](#page-29-0) to [TIME6](#page-33-0) registers
- normLSB [sec] = normalized LSB value from calibration
- CLOCKperiod [sec] = external CLOCK period
- CALIBRATION1 = [TDCx\\_CALIBRATION1](#page-33-1) register value = TDC count for first calibration cycle
- CALIBRATION2 = [TDCx\\_CALIBRATION2](#page-33-2) register value = TDC count for second calibration cycle
- CALIBRATION2\_PERIODS = setting for the second calibration cycle; located in register [TDCx\\_CONFIG2](#page-25-0) (1)

For example, assume the time-of-flight between the START to the 1<sup>st</sup> STOP is desired, and the following readouts were obtained:

- TDCx\_CALIBRATION2 = 21121 (decimal)
- TDCx\_CALIBRATION1 = 2110 (decimal)
- CALIBRATION2 PERIODS = 10
- $CLOCK = 8 MHz$
- $TDCx$ \_TIME1 = 4175 (decimal)

Therefore, the calculation for time-of-flight is:

- $calCount = (21121 2110) / (10 1) = 2112.33$
- $normalSB = (1/8MHz) / (2112.33) = 59.17$  ps
- TOF1 =  $(4175)(5.917 \times 10^{-11})$  = 247.061 ns

#### <span id="page-14-0"></span>*7.4.2.2 Measurement Mode 2*

In measurement mode 2, the internal ring oscillator of each TDCx of the TDC7201 is used only to count fractional parts of the total measured time. As shown in [Figure](#page-15-0) 23, the internal ring oscillator starts counting from when it receives the START signal until the first rising edge of the CLOCK. Then, the internal ring oscillator switches off, and the Clock counter starts counting the clock cycles of the external CLOCK input until a STOP pulse is received. The internal ring oscillator again starts counting from the STOP signal until the next rising edge of the CLOCK.



<span id="page-15-0"></span>**Figure 23. Measurement Mode 2**



#### **7.4.2.2.1 Calculating Time-of-Flight (TOF) (Measurement Mode 2)**

<span id="page-16-0"></span>The TOF between the START to the n<sup>th</sup> STOP can be calculated using [Equation](#page-16-0) 2:

 $\mathsf{TOF}_n = \mathsf{normLSB}(\mathsf{TIME1-TIME}_{n+1}) + (\mathsf{CLOCK\_COUNT}_n) (\mathsf{CLOCKperiod})$ 

(CLOCKperiod) (calCount)  $(\sf CALIBRATION2\_PERIDDS)$   $normalSB = \frac{(CLOCKperiod)}{(calCount)}$ calCount = CALIBRATION2 – CALIBRATION1<br>CALIBRATION2 \_ PERIODS) – 1 

where

- $\overline{IOF}_n$  [sec] = time-of-flight measurement from the START to the n<sup>th</sup> STOP
- TIME1 = TDCx TIME1 register value = time 1 measurement given by the TDC7201 register address 0x10
- TIME $_{(n+1)}$  = TDCx\_TIME $_{(n+1)}$  register value = (n+1) time measurement, where n = 1 to 5 ([TDCx\\_TIME2](#page-30-2) to [TDCx\\_TIME6](#page-33-0) registers)
- normLSB [sec] = normalized LSB value from calibration
- CLOCK\_COUNT<sub>n</sub> = nth clock count, where  $n = 1$  to 5 ([TDCx\\_CLOCK\\_COUNT1](#page-30-0) to [TDCx\\_CLOCK\\_COUNT5\)](#page-32-0)
- CLOCKperiod [sec] = external CLOCK period
- CALIBRATION1 = [TDCx\\_CALIBRATION1](#page-33-1) register value = TDC count for first calibration cycle
- CALIBRATION2 = [TDCx\\_CALIBRATION2](#page-33-2) register value = TDC count for second calibration cycle
- $CALIBRATION2$   $PERIDDS$  = setting for the second calibration; located in register TDCx  $CONFIG2$  (2)

For example, assume the time-of-flight between the START to the 1<sup>st</sup> STOP is desired, and the following readouts were obtained:

- CALIBRATION2 = 23133 (decimal)
- CALIBRATION1 = 2315 (decimal)
- CALIBRATION2 PERIODS = 10
- $CLOCK = 8 MHz$
- $TIME1 = 2147$  (decimal)
- $TIME2 = 201$  (decimal)
- CLOCK COUNT1 = 318 (decimal)

Therefore, the calculation for time-of-flight is:

 $\text{calCount} = \frac{\text{CALIBRATION2} - \text{CALIBRATION1}}{(\text{CALIBRATION2} - \text{PERIDDS}) - 1} = \frac{(23133 - 2315)}{(10 - 1)} = 2313.11$  $normalSB = \frac{(CLOCKperiod)}{(calCount)} = \frac{(1/8MHz)}{2313.11} = 54 \text{ ps}$ TOF1 = (TIME1)(normLSB) + (CLOCK \_ COUNT1)(CLOCKperiod) – (TIME2)(normLSB)  $TOF1 = (2147)(5.40 * 10^{-11}) + (318)(1/ 8MHz) - (201)(5.40 * 10^{-11})$  $TOF1 = 39.855 \mu s$ 



#### **7.4.3 Timeout**

For one STOP, each TDCx of the TDC7201 performs the measurement by counting from the START signal to the STOP signal. If no STOP signal is received, either the Clock Counter or Coarse Counter will overflow and will generate an interrupt (see *Coarse and Clock [Counters](#page-11-2) Overflow*). If no START signal is received, the timer waits indefinitely for a START signal to arrive.

For multiple STOPs, each TDCx performs the measurement by counting from the START signal to the last STOP signal. All earlier STOP signals are captured and stored into the corresponding Measurement Results registers [\(TDCx\\_TIME1](#page-29-0) to [TDCx\\_TIME6](#page-33-0), [TDCx\\_CLOCK\\_COUNT1](#page-30-0) to [TDCx\\_CLOCK\\_COUNT5](#page-32-0), [TDCx\\_CALIBRATION1,](#page-33-1) [TDCx\\_CALIBRATION2](#page-33-2)). The minimum time required between two consecutive STOP signals is defined in the *[Recommended](#page-3-3) Operating Conditions* table. The device can be programmed to measure up to 5 STOP signals by setting the NUM\_STOP bits in the [TDCx\\_CONFIG2](#page-25-0) register.

#### **7.4.4 Multi-Cycle Averaging**

In the Multi-Cycle Averaging Mode, the TDC7201 will perform a series of measurements on its own and will only send an interrupt to the MCU (for example, MSP430, C2000, and so forth) for wake up after the series has been completed. While waiting, the MCU can remain in sleep mode during the whole cycle (as shown in [Figure](#page-17-0) 24).

Multi-Cycle Averaging Mode Setup and Conditions:

- The number of averaging cycles should be selected (1 to 128). This is done by programming the AVG CYCLES bit in the TDCx CONFIG2 register.
- The results of all measurements are reported in the Measurement Results registers ([TDCx\\_TIME1](#page-29-0) to [TDCx\\_TIME6,](#page-33-0) [TDCx\\_CLOCK\\_COUNT1](#page-30-0) to [TDCx\\_CLOCK\\_COUNT5,](#page-32-0) [TDCx\\_CALIBRATION1,](#page-33-1) [TDCx\\_CALIBRATION2](#page-33-2) registers). The CLOCK\_COUNTn registers should be right shifted by the log2(AVG\_CYCLES) before calculating the TOF. For example, if using the multi-cycle averaging mode, [Equation](#page-16-0) 2 should be rewritten as: TOFn = normLSB  $[TDCx_$ TIME1 -  $TDCx_$ TIME $(n+1)$ ] + [[TDCx\\_CLOCK\\_COUNTn](#page-30-0) >> log 2 ([AVG\\_CYCLES](#page-25-0))] x [CLOCKperiod]
- Following each average cycle, the TDCx generates either a trigger event on the TRIGGx pin after the calibration measurement to commence a new measurement or an interrupt on the INTBx pin, indicating that the averaging sequence has completed.

This mode allows multiple measurements without MCU interaction, thus optimizing power consumption for the overall system.





# <span id="page-17-0"></span>**7.4.5 START and STOP Edge Polarity**

In order to achieve the highest measurement accuracy, having the same edge polarity for the START and STOP input signals is highly recommended. Otherwise, slightly different propagation delays due to symmetry shift between the rising and falling edge configuration will impact the measurement accuracy.



For highest measurement accuracy in measurement mode 2, TI recommends to choose for the START and STOP signal the *rising edge*. This is done by setting the START\_EDGE and STOP\_EDGE bits in the [TDCx\\_CONFIG1](#page-24-0) register to 0.

#### **7.4.6 Measurement Sequence**

The TDC7201 has two built-in TDCs with the capability to simultaneously and individually measure time delay on two pairs of START and STOP pins. Each TDCx is a stopwatch that measures time between a single event (edge on STARTx pin) and multiple subsequent events (edge on STOPx pin). The measurement sequence for each TDCx is as follows:

1. After powering up the device, the ENABLE pin needs to be low. There is one low to high transition required while VDD is supplied for correct initialization of the device.

#### **NOTE**

Pins VDD1 and VDD2 must be tied together at the board level and supplied from the same source.

- 2. MCU software requests new TDCx measurements to be initiated through the SPI™ interface.
- 3. After the start new measurement bit START\_MEAS has been set in the [TDCx\\_CONFIG1](#page-24-0) register, the TDCx generates a trigger signal on the TRIGGx pin, which is typically used by the corresponding ultrasonic analogfront-end (such as the TDC1000) as start trigger for a measurement (for example, transmit signal for the ultrasonic burst).
- 4. Immediately after sending the trigger, the TDCx enables the STARTx pin and waits to receive the START pulse edge.
- 5. After receiving a START, the TDCx resets the TRIGGx pin.
- 6. The Clock counter is started after the next rising edge of the external clock signal (Measurement Mode 2).<br>The Clock Counter STOP Mask registers (TDCx CLOCK CNTR STOP MASK H and The Clock Counter STOP Mask registers [\(TDCx\\_CLOCK\\_CNTR\\_STOP\\_MASK\\_H](#page-29-1) and [TDCx\\_CLOCK\\_CNTR\\_STOP\\_MASK\\_L\)](#page-29-2) determine the length of the STOP mask window.
- 7. After reaching the Clock Counter STOP Mask value, the STOPx pin waits to receive a single or multiple STOP trigger signal from the analog-front-end (for example, detected echo signal of the ultrasonic burst signal).
- 8. After the last STOP trigger has been received, the TDCx will signal to the MCU through interrupt (INTBx pin) that there are new measurement results waiting in the registers. STARTx, STOPx and TRIGGx pins are disabled (in Multi-Cycle Averaging Mode, the TDCx will start the next cycle automatically by generating a new TRIGG signal). INTBx goes back to high whenever a new measurement is initiated through SPI or when the TDCx INT STATUS register bit NEW MEAS INT is cleared by writing a 1 to it.

#### **NOTE**

INTBx must be utilized to determine TDCx measurement completion; polling the [TDCx\\_INT\\_STATUS](#page-26-0) register to determine measurement completion is NOT recommended as it will interfere with the TDCx measurement.

- 9. After the results are retrieved, the MCU can then start a new measurement with the same register settings. This is done by just setting the START\_MEAS bit through SPI. It is not required to drive the ENABLE pin low between measurements.
- 10. The ENABLE pin can be taken low, if the time duration between measurements is long, and it is desired to put the TDC7201 in its lowest power state. However, upon taking ENABLE high again, the device will come up with its default register settings and will need to be configured through SPI.

The two TDCs of TDC7201 can be used independently to measure TOF. When used independently, the TDCx operation is as explained in the measurement sequence steps above. In this case, each TDCx has dedicated START, STOP inputs and measures their STARTx to STOPx time individually when the START\_MEAS bit in the TDCx\_CONFIG1 register is set. The MCU has to set up, control, and read the results from the two TDCs individually through the master SPI interface. To set up the registers and read back measurement results of TDCx, MCU needs to perform SPI read and write transactions with corresponding CSBx asserted.

Copyright © 2016, Texas Instruments Incorporated

**NSTRUMENTS** 

#### **Device Functional Modes (continued)**

#### **NOTE**

START1, STOP1 and START2, STOP2 inputs can be separate from different sources or can be identical with START1 connected to START2 and STOP1 connected to STOP2. In the latter case, when the TDCx inputs are connected together and the TDCx register setup is identical, then both the TDCs measure the same input in parallel and this can be used to achieve finer resolution. By measuring the same time with both TDCs and taking the average, the LSB resolution is halved.

### **7.4.7 Wait Times for TDC7201 Startup**

The required wait time following the rising edge of the ENABLE pin of the TDC7201 is defined by three key times, as shown in [Figure](#page-20-1) 25. All three times relate to the startup of the TDCx's internal dedicated LDO, which is power gated when the device is disabled for optimal power consumption. The first parameter,  $T1_{\text{SPI RDY}}$ , is the time after which the SPI interface is accessible. The second ( $T2_{LDO}$ <sub>SET1</sub>) parameter and third ( $\overline{T}3_{LDO}$ <sub>SET2</sub>) parameter are related to the performance of a measurement made while the internal LDO is settling. The LDO supplies the TDC7201's time measurement device, and a change in voltage on its supply during a measurement translates directly to an inaccuracy. It is therefore recommended to wait until the LDO is settled before time measurement begins.

The first time period relating to the measurement accuracy is  $T2_{LDO\_SET1}$ , the LDO settling time 1. This is the time after which the LDO has settled to within 0.3% of its final value.  $\bar{A}$  0.3% error translates to a worst case time error (due to the LDO settling) of 0.3%  $\times$  t<sub>CLOCK</sub>, which is 375 ps in the case of an 8-MHz reference clock, or 187.5 ps if a 16-MHz clock is used. Finally, the time  $T3_{LDO\_SET2}$  is the time after which the LDO has settled to its final value. For best performance, TI recommends that a time measurement is not started before  $T3_{LDOSET2}$  to allow the LDO to fully settle. Typical times for these parameters are: T1<sub>SPI RDY</sub> is 100 µs, for T2<sub>LDO SET1</sub> is 300 µs, and for  $T3_{LDOSEFT2}$  is 1.5 ms.





**Figure 25. VREGx Startup Time**

# <span id="page-20-1"></span><span id="page-20-0"></span>**7.5 Programming**

# **7.5.1 Serial Peripheral Interface (SPI)**

The serial interface consists of data input (DIN), data output (DOUTx), serial interface clock (SCLK), and chip select bar (CSBx). The serial interface is used to configure the TDC7201 parameters available in various configuration registers.

The two TDCs of TDC7201 share the serial interface DIN and SCLK pins but support dedicated CSB and DOUT pins. Registers of the TDCx are selected for read/write access when their corresponding dedicated CSBx pin is asserted. By connecting together DOUT1 and DOUT2, a single SPI master interface of the MCU can be used to access both the TDC register sets by asserting the corresponding CSBx. Alternatively, by keeping DOUT1 and DOUT2 separate, data can be read out of the TDCs in parallel using their dedicated DOUTx pins. This doubles the data readout throughput but requires a second dedicated SPI interface of the MCU.

The communication on the SPI bus supports write and read transactions. A write transaction consists of a single write command byte, followed by single data byte. A read transaction consists of a single read command byte followed by 8 or 24 SCLK cycles. The write and read command bytes consist of a 1-bit auto-increment bit, a 1-bit read or write instruction, and a 6-bit register address. [Figure](#page-21-0) 26 shows the SPI protocol for a transaction involving one byte of data (read or write).

**[TDC7201](http://www.ti.com.cn/product/cn/tdc7201?qgpn=tdc7201)** ZHCSF24 –MAY 2016 **[www.ti.com.cn](http://www.ti.com.cn)**

Texas **INSTRUMENTS** 

# **Programming (continued)**



**Figure 26. SPI Protocol**

### <span id="page-21-0"></span>*7.5.1.1 CSBx*

CSBx is an active-low signal and needs to be low throughout a transaction. That is, CSBx should not pulse between the command byte and the data byte of a single transaction.

De-asserting CSBx always terminates an ongoing transaction, even if it is not yet complete. Re-asserting CSBx will always bring the device into a state ready for the next transaction, regardless of the termination status of a previous transaction.

Registers of the TDCx are selected for read/write access when their corresponding dedicated CSBx pin is asserted.

#### *7.5.1.2 SCLK*

SPI clock can idle high or low. TI recommends to keep SCLK as clean as possible to prevent glitches from corrupting the SPI frame.

# *7.5.1.3 DIN*

Data In (DIN) is driven by the SPI master by sending the command and the data byte to configure the TDC7201.

# *7.5.1.4 DOUTx*

Data Out (DOUTx) is driven by the TDC7201 when the SPI master initiates a read transaction with CSBx asserted. When the TDC7201 is not being read out, the DOUT pin is in high impedance mode and is undriven.

Registers of the TDCx are selected for read/write access when their corresponding dedicated CSBx pin is asserted. By connecting together DOUT1 and DOUT2, a single SPI master interface of the MCU can be used to access both the TDC register sets by asserting the corresponding CSBx. Alternatively, by keeping DOUT1 and DOUT2 separate, data can be read out of the TDCs in parallel using their dedicated DOUTx pins. This doubles the data readout throughput but requires a second dedicated SPI interface of the MCU.

#### *7.5.1.5 Register Read/Write*

Access to the TDCx internal registers can be done through the serial interface formed by pins CSBx (Chip Select - active low), SCLK (serial interface clock), DIN (data input), and DOUTx (data out).



# **Programming (continued)**

Serial shift of bits into the TDCx is enabled when CSBx is low. Serial data DIN is latched (MSB received first, LSB received last) at every rising edge of SCLK when CSBx is active (low). The serial data is loaded into the register with the last data bit SCLK rising edge when CSBx is low. In the case that the word length exceeds the register size, the excess bits are ignored. The interface can work with SCLK frequency from 25 MHz down to very low speeds (a few Hertz) and even with a non-50% duty-cycle SCLK.

The SPI transaction is divided in two main portions:

- Address and Control as shown in [Table](#page-22-0) 1: Auto Increment Mode selection bit, Read/Write bit, Address 6 bits
- Data: 8 bit or 24 bit

When writing to a register with unused bits, these should be set to 0.

<span id="page-22-0"></span>

#### **Table 1. Address and Control Byte of SPI transaction**

### *7.5.1.6 Auto Increment Mode*

When the Auto Increment Mode is OFF, only the register indicated by the Register Address will be accessed, all cycles beyond the register length will be ignored. When the Auto Increment is ON, the register of the Register Address is accessed first, then without interruption, subsequent registers are accessed.

The Auto Increment Mode can be either used to access the configuration ([TDCx\\_CONFIG1](#page-24-0) and [TDCx\\_CONFIG2\)](#page-25-0) and status ([TDCx\\_INT\\_STATUS\)](#page-26-0) registers, or for the Measurement Results registers [\(TDCx\\_TIME1](#page-29-0) to [TDCx\\_TIME6](#page-33-0), [TDCx\\_CLOCK\\_COUNT1](#page-30-0) to [TDCx\\_CLOCK\\_COUNT5](#page-32-0), [TDCx\\_CALIBRATION1,](#page-33-1) [TDCx\\_CALIBRATION2](#page-33-2)). As both register block use registers with different length, it is not possible to access all registers of the device within one single access cycle.



# <span id="page-23-0"></span>**7.6 Register Maps**

# **7.6.1 Register Initialization**

After power up (VDD supplied, ENABLE Pin low to high transition) the internal registers are initialized with the default value. Disabling the part by pulling ENABLE pin to GND will set the device into total shutdown. As the internal LDO is turned off settings in the register will be lost. The device initializes the registers with default values with the next enable (ENABLE pin to VDD).





(1) Registers of the TDCx are selected for read/write access when their corresponding dedicated CSBx pin is asserted.



# <span id="page-24-0"></span>**7.6.2 TDCx\_CONFIG1: TDCx Configuration Register 1 R/W (address = 00h, CSBx asserted) [reset = 0h]**

#### **Figure 27. TDCx\_CONFIG1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

### **Table 3. TDCx\_CONFIG1 Register Field Descriptions**



**EXAS STRUMENTS** 

# <span id="page-25-0"></span>**7.6.3 TDCx\_CONFIG2: TDCx Configuration Register 2 R/W (address = 01h, CSBx asserted) [reset = 40h]**

# **Figure 28. TDCx\_CONFIG2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## **Table 4. TDCx\_CONFIG2 Register Field Descriptions**





# <span id="page-26-0"></span>**7.6.4 TDCx\_INT\_STATUS: Interrupt Status Register (address = 02h, CSBx asserted) [reset = 00h]**



### **Figure 29. TDCx\_INT\_STATUS Register**

LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 5. TDCx\_INT\_STATUS Register Field Descriptions**



**STRUMENTS** 

**XAS** 

# **7.6.5 TDCx\_INT\_MASK: TDCx Interrupt Mask Register R/W (address = 03h, CSBx asserted) [reset = 07h]**

**Figure 30. TDCx\_INT\_MASK Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 6. TDCx\_INT\_MASK Register Field Descriptions**



A disabled interrupt will no longer be visible on the device pin (INTB). The interrupt bit in the [TDCx\\_INT\\_STATUS](#page-26-0) register will still be active.

#### <span id="page-27-0"></span>**7.6.6 TDCx\_COARSE\_CNTR\_OVF\_H: Coarse Counter Overflow High Value Register (address = 04h, CSBx asserted) [reset = FFh]**

#### **Figure 31. TDCx\_COARSE\_CNTR\_OVF\_H Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 7. TDCx\_COARSE\_CNTR\_OVF\_H Register Field Descriptions**





#### <span id="page-28-0"></span>**7.6.7 TDCx\_COARSE\_CNTR\_OVF\_L: TDCx Coarse Counter Overflow Low Value Register (address = 05h, CSBx asserted) [reset = FFh ]**

### **Figure 32. TDCx\_COARSE\_CNTR\_OVF\_L Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 8. TDCx\_COARSE\_CNTR\_OVF\_L Register Field Descriptions**



#### <span id="page-28-1"></span>**7.6.8 TDCx\_CLOCK\_CNTR\_OVF\_H: Clock Counter Overflow High Register (address = 06h, CSBx asserted) [reset = FFh]**

#### **Figure 33. TDCx\_CLOCK\_CNTR\_OVF\_H Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 9. TDCx\_CLOCK\_CNTR\_OVF\_H Register Field Descriptions**



#### <span id="page-28-2"></span>**7.6.9 TDCx\_CLOCK\_CNTR\_OVF\_L: Clock Counter Overflow Low Register (address = 07h, CSBx asserted) [reset = FFh]**

#### **Figure 34. TDCx\_CLOCK\_CNTR\_OVF\_L Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 10. TDCx\_CLOCK\_CNTR\_OVF\_L Register Field Descriptions**



**RUMENTS** 

#### <span id="page-29-1"></span>**7.6.10 TDCx\_CLOCK\_CNTR\_STOP\_MASK\_H: CLOCK Counter STOP Mask High Value Register (address = 08h, CSBx asserted) [reset = 00h]**

# **Figure 35. TDCx\_CLOCK\_CNTR\_STOP\_MASK\_H Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 11. TDCx\_CLOCK\_CNTR\_STOP\_MASK\_H Register Field Descriptions**



#### **7.6.11 TDCx\_CLOCK\_CNTR\_STOP\_MASK\_L: CLOCK Counter STOP Mask Low Value Register (address = 09h, CSBx asserted) [reset = 00h]**

### **Figure 36. TDCx\_CLOCK\_CNTR\_STOP\_MASK\_L Register**

<span id="page-29-2"></span>

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 12. TDCx\_CLOCK\_CNTR\_STOP\_MASK\_L Register Field Descriptions**



#### <span id="page-29-0"></span>**7.6.12 TDCx\_TIME1: Time 1 Register (address: 10h, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 37. TDCx\_TIME1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 13. TDCx\_TIME1 Register Field Descriptions**





### <span id="page-30-0"></span>**7.6.13 TDCx\_CLOCK\_COUNT1: Clock Count Register (address: 11h, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 38. TDCx\_CLOCK\_COUNT1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 14. TDCx\_CLOCK\_COUNT1 Register Field Descriptions**



### <span id="page-30-2"></span>**7.6.14 TDCx\_TIME2: Time 2 Register (address: 12h, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 39. TDCx\_TIME2 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

### **Table 15. TDCx\_TIME2 Register Field Descriptions**



#### <span id="page-30-1"></span>**7.6.15 TDCx\_CLOCK\_COUNT2: Clock Count Register (address: 13h, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 40. TDCx\_CLOCK\_COUNT2 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

# **Table 16. TDCx\_CLOCK\_COUNT2 Register Field Descriptions**





**RUMENTS** 

# **7.6.16 TDCx\_TIME3: Time 3 Register (address: 14h, CSBx asserted) [reset = 00\_0000h]**

# **Figure 41. TDCx\_TIME3 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

# **Table 17. TDCx\_TIME3 Register Field Descriptions**



# **7.6.17 TDCx\_CLOCK\_COUNT3: Clock Count Registers (address: 15h, CSBx asserted) [reset = 00\_0000h]**

# **Figure 42. TDCx\_CLOCK\_COUNT3 Count Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

# **Table 18. TDCx\_CLOCK\_COUNT3 Register Field Descriptions**



# **7.6.18 TDCx\_TIME4: Time 4 Register (address: 16h, CSBx asserted) [reset = 00\_0000h]**

# **Figure 43. TDCx\_TIME4 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

# **Table 19. TDCx\_TIME4 Register Field Descriptions**





### **7.6.19 TDCx\_CLOCK\_COUNT4: Clock Count Register (address: 17h, CSBx asserted) [reset = 00\_0000h]**

### **Figure 44. TDCx\_CLOCK\_COUNT4 Count Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 20. TDCx\_CLOCK\_COUNT4 Register Field Descriptions**



### **7.6.20 TDCx\_TIME5: Time 5 Register (address: 18h, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 45. TDCx\_TIME5 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

### **Table 21. TDCx\_TIME5 Register Field Descriptions**



#### <span id="page-32-0"></span>**7.6.21 TDCx\_CLOCK\_COUNT5: Clock Count Register (address: 19h, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 46. TDCx\_CLOCK\_COUNT5 Count Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# **Table 22. TDCx\_CLOCK\_COUNT5 Register Field Descriptions**





# <span id="page-33-0"></span>**7.6.22 TDCx\_TIME6: Time 6 Register (address: 1Ah, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 47. TDCx\_TIME6 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 23. TDCx\_TIME6 Register Field Descriptions**



### <span id="page-33-1"></span>**7.6.23 TDCx\_CALIBRATION1: Calibration 1 Register (address: 1Bh, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 48. TDCx\_CALIBRATION1 Register**



LEGEND:  $R/W = Read/Write$ ;  $R = Read$  only; -n = value after reset

#### **Table 24. TDCx\_CALIBRATION1 Register Field Descriptions**



#### <span id="page-33-2"></span>**7.6.24 TDCx\_CALIBRATION2: Calibration 2 Register (address: 1Ch, CSBx asserted) [reset = 00\_0000h]**

#### **Figure 49. TDCx\_CALIBRATION2 Register**



**Table 25. TDCx\_CALIBRATION2 Register Field Descriptions**





# <span id="page-34-0"></span>**8 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-34-1"></span>**8.1 Application Information**

The TDC7201 is targeted for the TOF measurement of laser pulses. Laser based time-of-flight applications demand picosecond accuracy plus the ability to measure very short durations. The TDC7201 is highly suited for such applications with its wide measurement range of 0.25 ns to 8 ms and high accuracy of 28 ps. It has a single shot resolution of 55 ps which is equivalent to 0.825 cm.

### <span id="page-34-2"></span>**8.2 Typical Application**

The TDC7201 can be used in TOF laser range finders to measure distance to a target. Besides surveying and navigation, distance measurement using TOF laser range finders is used for collision avoidance and safety in a number of systems like drones, robotics, and autonomous vehicles. A block diagram of TOF laser range finders is shown in [Figure](#page-35-0) 50. The system consists of a laser pulse emitter or transmitter, an echo receiver, and a TDC. In this system, TDC7201 can measure the round trip time between a light pulse emission and its echo from the target. The light pulse transmitter triggers the TDC7201 measurement by providing the start input and the receiver stops the TDC7201. Using the equation  $D = C \times TOP / 2$ , where C is the speed of light, the distance D to the target can be calculated once the TOF is known. A TOF of 0.67 ns is equivalent to 10 cm range and 1 cm accuracy corresponds to 67 ps.



# **Typical Application (continued)**



**Figure 50. TDC7201 Based TOF Laser Range Finder Block Diagram**

# <span id="page-35-0"></span>**8.2.1 Design Requirements**

The TOF measurement design is driven by the extreme low measurement range and high accuracy constraints. The TDC7201 has two built-in TDCs to achieve a low measurement range of 4 cm (equivalent to a 0.25 ns TOF). The TDC7201 with its single shot resolution of 55 ps (which is equivalent to 0.825 cm) and built-in averaging of up to 128 samples can enable applications to achieve millimeter or even sub-millimeter precision.

# **8.2.2 Detailed Design Procedure**

# *8.2.2.1 Measuring Time Periods Less Than 12 ns Using TDC7201*

The minimum time measurable in measurement mode 1 is 12 ns. It is feasible to do measurements down to 0.25 ns using the TDC7201 in what is called combined measurement mode. In combined measurement mode, START1 and START2 are connected together:

- A common REFERENCE START signal is applied to START1 and START2 at least 12 ns before occurrence of actual Start and Stop signals
- TOF Start (LIDAR\_START) signal is connected to STOP1
- TOF Stop signal (LIDAR\_STOP) is connected to STOP2
- Two time periods T1 (REFERENCE\_START to LIDAR\_START) and T2 (REFERENCE\_START to LIDAR\_STOP) are measured and their difference T3 = (T2 - T1) is the required TOF



# **Typical Application (continued)**

An illustration of this combined measurement mode is shown in [Figure](#page-36-1) 51 and Figure 52. It is necessary that the REFERENCE\_START pulse is generated at least 12 ns before the LIDAR\_START pulse. The REFERENCE\_START could be generated by the MCU or by some other timing circuit.



Copyright © 2016, Texas Instruments Incorporated

**Figure 51. Short Time Measurement Setup**

<span id="page-36-0"></span>

<span id="page-36-1"></span>



# **Typical Application (continued)**

### **8.2.3 Application Curves**

[Figure](#page-37-1) 53 and [Figure](#page-37-1) 54 show a TOF measurement of 0.25ns using the TDC7201 in combined measurement mode. A Tektronix DTG5078 based test setup was used to generate the TDC7201 START, STOP inputs.

<span id="page-37-1"></span>

# <span id="page-37-0"></span>**8.3 CLOCK Recommendations**

A stable, known reference clock is crucial to the ability to measure time, regardless of the time measuring device. Two parameters of a clock source primarily affect the ability to measure time: accuracy and jitter. The following subsection will discuss recommendations for the CLOCK in order to increase accuracy and reduce jitter.

# **8.3.1 CLOCK Accuracy**

CLOCK sources are typically specified with an accuracy value as the clock period is not exactly equal to the nominal value specified. For example, an 8-MHz clock reference may have a 20-ppm accuracy. The true value of the clock period therefore has an error of ±20 ppm, and the real frequency is in the range 7.99984 MHz to 8.00016 MHz [8 MHz  $\pm$  (8 MHz) x (20/10<sup>6</sup>)].

If the clock accuracy is at this boundary, but the reference time used to calculate the time of flight relates to the nominal 8-MHz clock period, then the time measured will be affected by this error. For example, if the time period measured is 50 µs, and the 8-MHz reference clock has +50 ppm of error in frequency, but the time measured refers to the 125-ns period (1/8 MHz), then the 50 us time period will have an error of 50 us x 50/1000000 = 2.5 ns.

In summary, a clock inaccuracy translates proportionally to a time measurement error.

# **8.3.2 CLOCK Jitter**

Clock jitter introduces uncertainty into a time measurement, rather than inaccuracy. As shown in [Figure](#page-38-0) 55, the jitter accumulates on each clock cycle so the uncertainty associated to a time measurement is a function of the clock jitter and the number of clock cycles measured.

Clock\_Jitter\_Uncertainty = ( $\sqrt{n}$ )  $\times$  ( $\theta_{\text{JITTER}}$ ), where n is the number of clock cycles counted, and  $\theta_{\text{JITTER}}$  is the cycle-to-cycle jitter of the clock.

For example, if the time measured is 50 μs using an 8-MHz reference clock,  $n = 50 \mu s/(1/8 \text{ MHz}) = 400 \text{ clock}$ cycles. If the RMS cycle-to-cycle jitter,  $\theta_{\text{JITTER}}$  = 10 ps, then the RMS uncertainty introduced in a single measurement is in the order of  $(\sqrt{n}) \times (\theta_{\text{JITTER}}) = 200 \text{ ps}.$ 

Because the effect of jitter is random, averaging or accumulating time results reduces the effect of the uncertainty introduced. If the time is measured m times and the result is averaged, then the uncertainty is reduced to: Clock\_Jitter\_Uncertainty =  $(\sqrt{n}) \times (\theta_{\text{JITTER}}) / (\sqrt{m})$ .

For example, if 64 averages are performed in the example above, then the jitter-related uncertainty is reduced to 25 ps RMS.



# **CLOCK Recommendations (continued)**

<span id="page-38-0"></span>

**Figure 55. CLOCK Jitter**



# <span id="page-39-0"></span>**9 Power Supply Recommendations**

The analog circuitry of the TDC7201 is designed to operate from an input voltage supply range between 2 V and 3.6 V. TI recommends to place a 100-nF ceramic bypass capacitor to ground as close as possible to the VDD pins. In addition, an electrolytic or tantalum capacitor with value greater than 1 µF is recommended. The bulk capacitor does not need to be in close vicinity with the TDC7201 and could be close to the voltage source terminals or at the output of the voltage regulators powering the TDC7201.

# <span id="page-39-1"></span>**10 Layout**

#### <span id="page-39-2"></span>**10.1 Layout Guidelines**

- In a 4-layer board design, the recommended layer stack order from top to bottom is: signal, ground, power and signal.
- Bypass capacitors should be placed in close proximity to the VDD pins.
- The length of the START and STOP traces from the TDC7201 to the AFE or MCU should be matched to prevent uneven signal delays. Also, avoid unnecessary via-holes on these traces and keep the routing as short and direct as possible to minimize parasitic capacitance on the PCB.
- Route the SPI signal traces close together. Place a series resistor at the source of DOUT (close to the TDC7201) and series resistors at the sources of DIN, SCLK, and CSB (close to the master MCU).



# <span id="page-40-0"></span>**10.2 Layout Example**



**Figure 56. TDC7201EVM Layout**

Texas **INSTRUMENTS** 

# <span id="page-41-0"></span>**11** 器件和文档支持

# <span id="page-41-1"></span>**11.1** 文档支持

#### **11.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

# **11.1.2** 相关文档

相关文档请参见以下部分:

- 《TDC7200 数据表》(文献编号: [SNAS647](http://www.ti.com/cn/lit/pdf/SNAS647))
- TDC7200 [产品文件夹](http://www.ti.com.cn/product/cn/TDC7200)
- 《TDC1000 数据表》(文献编号: [SNAS648](http://www.ti.com/cn/lit/pdf/SNAS648))
- TDC1000 [产品文件夹](http://www.ti.com.cn/product/cn/TDC1000)

### <span id="page-41-2"></span>**11.2** 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**TI E2E™ Online [Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design [Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### <span id="page-41-3"></span>**11.3** 商标

E2E is a trademark of Texas Instruments. SPI is a trademark of Motorola. All other trademarks are the property of their respective owners.

#### <span id="page-41-4"></span>**11.4** 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损 伤。

# <span id="page-41-5"></span>**11.5 Glossary**

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

# <span id="page-41-6"></span>**12** 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OUTLINE**

# **ZAX0025A NFBGA - 1.2 mm max height**

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **ZAX0025A NFBGA - 1.2 mm max height**

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



# **EXAMPLE STENCIL DESIGN**

# **ZAX0025A NFBGA - 1.2 mm max height**

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司