

具有集成浪涌保护功能的 TIOL111、TIOL111x IO-Link 器件收发器

1 特性

- 7V 至 36V 电源电压
- PNP、NPN 或 IO-Link 可配置输出
 - IEC 61131-9 COM1、COM2 和 COM3 数据速率支持
- 在 250mA 条件下，残余电压低，为 1.75V
- 50mA 至 350mA 可配置电流限制
- 耐受 $\pm 65V$ 瞬态电压（时间低于 100 μs ）
- L+、CQ 和 L- 上具有高达 60V 的反极性保护
- L+ 和 CQ 上有集成式 EMC 保护
 - $\pm 16kV$ IEC 61000-4-2 ESD 接触放电
 - $\pm 4kV$ IEC 61000-4-4 电气快速瞬变
 - $\pm 1.2kV/500\Omega$ IEC 61000-4-5 浪涌
- 高达 1.5H 电感负载的快速消磁功能
- 大电容负载驱动能力
- < 2 μA CQ 泄露电流
- < 1.5mA 静态电源电流
- 集成式 LDO 选项可支持高达 20mA 的电流
 - TIOL111: 无 LDO
 - TIOL1113: 3.3V LDO
 - TIOL1115: 5V LDO
- 过热警告和热保护
- 远程唤醒指示灯
- 故障指示灯
- 扩展环境温度: -40°C 至 125°C
- 2.5mm x 3mm 10 引脚 VSON 封装

2 应用

- IO-Link 传感器和传动器
- 工厂自动化
- 工序自动化

3 说明

TIOL111(x) 系列收发器使用 IO-Link 接口实现工业双向点到点通信。当此器件通过一个三线制接口连接至一个 IO-Link 主器件时，主器件能够发起通信并与远程节点交换数据，而此时 TIOL111(x) 则用作一个用于通信的完整物理层。

这些器件能够承受高达 1.2kV (500 Ω) 的 IEC 61000-4-5 浪涌，并具有集成反向极性保护。

只需通过一个简单的引脚可编程接口，便可轻松连接到控制器电路。输出电流限制可使用外部电阻器进行配置。


此外，它们提供了故障报告和内部保护功能，可应对欠压、过流和过热条件。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TIOL111	VSON (10)	2.50mm x 3.00mm
TIOL1113		
TIOL1115		

(1) 如需了解所有可订购器件，请参阅产品说明书末尾的可订购产品附录。

典型应用图



目录

1 特性	1	8.3 Feature Description	12
2 应用	1	8.4 Device Functional Modes	17
3 说明	1	9 Application and Implementation	19
4 修订历史记录	2	9.1 Application Information	19
5 Pin Configuration and Functions	3	9.2 Typical Application	19
6 Specifications	4	10 Power Supply Recommendations	23
6.1 Absolute Maximum Ratings	4	11 Layout	24
6.2 ESD Ratings	4	11.1 Layout Guidelines	24
6.3 Recommended Operating Conditions	4	11.2 Layout Example	24
6.4 Thermal Information	5	12 器件和文档支持	25
6.5 Electrical Characteristics	5	12.1 接收文档更新通知	25
6.6 Switching Characteristics	7	12.2 社区资源	25
6.7 Typical Characteristics	8	12.3 商标	25
7 Parameter Measurement Information	9	12.4 静电放电警告	25
8 Detailed Description	11	12.5 Glossary	25
8.1 Overview	11	13 机械、封装和可订购信息	25
8.2 Functional Block Diagrams	11		

4 修订历史记录

Changes from Revision C (May 2019) to Revision D Page

• 向数据表添加了器件号 TIOL1113 和 TIOL1115	1
• 将所有 TIOL111-3 更改为 TIOL1113 并将 TIOL111-5 更改为 TIOL1115	1

Changes from Revision B (August 2018) to Revision C Page

• 将特性从“高达 55V 的反极性保护”更改为“高达 60V 的反极性保护”	1
• Changed Supply voltage From: MIN = -55 V, MAX = 55 V To: MIN = -60 V, MAX = 60 V in the <i>Absolute Maximum Ratings</i>	4
• Changed the Voltage difference Max value From: 55 V to 60 V <i>Absolute Maximum Ratings</i>	4
• Changed the I _{REV} test conditions From: up to 55 V To: up to 60 V in the <i>Electrical Characteristics</i>	6
• Changed text From: "pins may not exceed 55 V DC at any time." To: "pins may not exceed 60 V DC at any time." in <i>Reverse Polarity Protection</i> section	14


Changes from Revision A (October 2017) to Revision B Page

• Added V _{IM} to the <i>Electrical Characteristics</i> table	5
--	---

Changes from Original (July 2017) to Revision A Page

• Changed From: 1.25 mW To: 125 mW in 公式 2	20
--	----

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
IO-Link Interface			
CQ	8	I/O	IO-Link data signal (bidirectional)
L+	9	POWER	IO-Link supply voltage (24 V nominal)
L-	7	POWER	IO-Link ground potential
Local Controller Interface			
EN	5	I	Driver enable input signal from the local controller. Logic low sets the CQ output at Hi-Z. Weak internal pull-down.
WAKE	10	OPEN-DRAIN	Wake up indicator to the local controller. Connect this pin via pull-up resistor to VCC_IN/OUT.
RX	3	O	Receive data output to the local controller
TX	4	I	Transmit data input from the local controller. No effect if EN is low. Logic high sets low-side switch. Logic low sets high-side switch. Weak internal pull-up.
Thermal Pad	—	—	Connect to L- for optimal thermal and electrical performance
Internal LDO			
VCC_IN/OUT	1	POWER	3.3-V or 5-V linear regulator output; external 3.3-V or 5-V logic supply for option without LDO.
Special Connect Pins			
ILIM_ADJ	6	I	Input for current limit adjustment. Connect resistor R_{SET} between ILIM_ADJ and L-.
NFAULT	2	OPEN-DRAIN	Fault indicator output signal to the microcontroller. A low level indicates either an over-current, an undervoltage supply or an overtemperature condition.

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	Steady state voltage for L+ and CQ	-60	60	V
	Transient pulse width < 100 μs for L+ and CQ	-65	65	V
Voltage difference	$ V_{(L+)} - V_{(CQ)} $		60	V
Logic supply voltage (TIOL111)	VCC_IN	-0.3	6	V
Input logic voltage	TX, EN, ILIM_ADJ	-0.3	6	V
Output current	RX, WAKE, NFAULT	-5	5	mA
Storage temperature, T _{stg}		-55	170	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with reference to the L- pin, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
		Contact discharge, per IEC 61000-4-2 ⁽²⁾⁽³⁾	±16000	
		Electrical fast transient, per IEC 61000-4-4 ⁽²⁾	±4000	
		Surge protection with 500 Ω, per IEC 61000-4-5; 1.2/50 μs ⁽²⁾	±1200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) Minimum 100-nF capacitor is required between L+ and L-. Minimum 1-μF capacitor is required between VCC_IN/OUT and L-.
 (3) Passing level is ±4500 V if the device is powered and EN=TX=HIGH.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _(L+)	Supply voltage	7	24	36	V
V _(VCC_IN)	Logic level input voltage (TIOL111 only)	3.3 V configuration	3.3	3.6	V
		5 V configuration	4.5	5.5	V
R _{SET}	External resistor for CQ current limit	0		100	kΩ
1/t _{BIT}	Data rate (Communication mode)			250	kbps
I _(VCC_OUT)	LDO output current (TIOL1113 and TIOL1115 only)			20	mA
T _A	Operating ambient temperature	-40		125	°C
T _J	Junction temperature			150	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TIOL111(x)	UNIT
		DMW (10 Pins)	
R _{θJA}	Junction-to-ambient thermal resistance	68.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	60.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	40.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	13.4	°C/W
ψ _{JB}	Junction-to-board characterization parameter	40.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	25.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (L+)						
I _(L+)	Quiescent supply current	EN = LOW, no load		1	1.5	mA
		EN = HIGH, no load		2	2.7	mA
LOGIC-LEVEL INPUTS (EN, TX)						
V _{IL}	Input logic low voltage				0.8	V
V _{IH}	Input logic high voltage		2			V
R _{PD}	Pull-down (EN) resistance			100		kΩ
R _{PU}	Pull-up (TX) resistance			200		kΩ
CONTROL OUTPUTS (WAKE, NFAULT)						
V _{OL}	Output logic low voltage	I _O = 4 mA			0.5	V
I _{OZ}	Output high impedance leakage	Output in Hi-Z, V _O = 0 V or VCC_IN/OUT	-1		1	μA
DRIVER OUTPUT (CQ)						
V _{DS(ON)}	High-side driver residual voltage	I = 250 mA			1.75	V
		I = 200 mA			1.5	V
		I = 100 mA			1.1	V
	Low-side driver residual voltage	I = 250 mA			1.75	V
		I = 200 mA			1.5	V
		I = 100 mA			1.1	V
V _{IM}	Voltage between CQ and L- during IO-Link Master wake-up pulse	High-side configuration, R _{load} = 26 Ω between CQ and L-, 18 V ≤ V _(L+) ≤ 30 V	14.5			V
		Low-side configuration, R _{load} = 24 Ω between CQ and L+, V _(L+) = 20 V			4	V
		Low-side configuration, R _{load} = 44 Ω between CQ and L+, V _(L+) = 30 V			4	V
I _{OZ}	CQ leakage	EN = LOW, 0 ≤ V _(CQ) ≤ (V _(L+) - 0.1 V)	-2		2	μA
I _{O(LIM)}	Driver output current limit	R _{SET} = 100 kΩ	35	50	70	mA
		R _{SET} = 0 kΩ	300	350	400	mA
		R _{SET} = OPEN ⁽¹⁾	300	350	400	mA

(1) Current fault indication will be active. Current fault auto recovery will be de-activated.

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RECEIVER INPUT (CQ)						
$V_{(THH)}$	Input threshold "H"	$V_{(L+)} > 18\text{ V}$	10.5		13	V
$V_{(THL)}$	Input threshold "L"		8		11.5	V
$V_{(HYS)}$	Receiver Hysteresis ($V_{(THH)} - V_{(THL)}$)		0.75			V
$V_{(THH)}$	Input threshold "H"	$V_{(L+)} < 18\text{ V}$	See Note ⁽²⁾		See Note ⁽³⁾	V
$V_{(THL)}$	Input threshold "L"		See Note ⁽⁴⁾		See Note ⁽⁵⁾	V
$V_{(HYS)}$	Receiver Hysteresis ($V_{(THH)} - V_{(THL)}$)		0.75			V
V_{OL}	RX output low voltage	$I_{OL} = 4\text{ mA}$			0.4	V
V_{OH}	RX output high voltage	$I_{OL} = -4\text{ mA}$	VCC_IN/ OUT-0.5			V
PROTECTION CIRCUITS						
$V_{(UVLO)}$	L+ under voltage lockout	L+ falling; NFAULT = Hi-Z			6	V
		L+ rising; NFAULT = LOW			6.5	V
$V_{(UVLO,HYS)}$	L+ under voltage hysteresis	Rising to falling threshold	100			mV
$V_{(UVLO,IN)}$	VCC_IN under voltage lockout (No LDO option)	VCC_IN falling; NFAULT = Hi-Z		2.4		V
		VCC_IN rising; NFAULT = LOW		2.5		V
$V_{(UVLO,HYS)}$	VCC_IN under voltage hysteresis (No LDO option)	Rising to falling threshold		100		mV
$T_{(WRN)}$	Thermal warning	Die temperature T_J	125			°C
$T_{(SDN)}$	Thermal shutdown		150	160		°C
$T_{(HYS)}$	Thermal hysteresis for shutdown		10			°C
I_{REV}	Leakage current in reverse polarity	EN = LOW, TX=x; $V_{(CQ)} < V_{(L-)}$ or $V_{(CQ)} > V_{(L+)}$, up to 36 V			50	µA
		EN = LOW, TX=x; $V_{(CQ)} < V_{(L-)}$ or $V_{(CQ)} > V_{(L+)}$, up to 60 V			80	µA
		EN = HIGH, TX = LOW; $V_{(CQ\ to\ L+)} = 3\text{ V}$			550	µA
		EN = HIGH, TX = HIGH; $V_{(CQ\ to\ L-)} = -3\text{ V}$			10	µA
LINEAR REGULATOR (LDO)						
$V_{(VCC_OUT)}$	Voltage regulator output	TIOL1115	4.75	5	5.25	V
		TIOL1113	3.13	3.3	3.46	V
$V_{(DROP)}$	Voltage regulator drop-out voltage ($V_{(L+)} - V_{(VCC_OUT)}$)	$I_{CC} = 20\text{ mA}$ load current	TIOL1115		1.9	V
			TIOL1113		2.3	V
REG	Line regulation ($dV_{(VCC_OUT)}/dV_{(L+)}$)	$I_{(VCC_OUT)} = 1\text{ mA}$			1.7	mV/V
L_{REG}	Load regulation ($dV_{(VCC_OUT)}/V_{(VCC_OUT)}$)	$V_{(L+)} = 24\text{ V}$, $I_{(VCC_OUT)} = 100\text{ µA}$ to 20 mA			1%	
PSSR	Power Supply Rejection Ratio	100 kHz, $I_{(VCC_OUT)} = 20\text{ mA}$		40		dB

$$(2) V_{THH}(\text{min}) = 5\text{ V} + (11/18) [V_{(L+)} - 8\text{ V}]$$

$$(3) V_{THH}(\text{max}) = 6.5\text{ V} + (13/18) [V_{(L+)} - 8\text{ V}]$$

$$(4) V_{THL}(\text{min}) = 4\text{ V} + (8/18) [V_{(L+)} - 8\text{ V}]$$

$$(5) V_{THL}(\text{max}) = 6\text{ V} + (11/18) [V_{(L+)} - 8\text{ V}]$$

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SECTION NAME						
t_{PLH}, t_{PHL}	Driver propagation delay	See 图 6 See 图 7 See 图 8 $R_L = 2\text{ k}\Omega$ $C_L = 5\text{ nF}$ $R_{(SET)} = 0\ \Omega$		600	800	ns
$t_{P(skew)}$	Driver propagation delay skew. $ t_{PLH} - t_{PHL} $			100		ns
t_{PZH}, t_{PZL}	Driver enable delay					4 μs
t_{PHZ}, t_{PLZ}	Driver disable delay					4 μs
t_r, t_f	Driver output rise, fall time					150 ns
$ t_r - t_f $	Difference in rise and fall time				50 ns	
t_{WU1}	Wake-up recognition begin	See 图 10	45	60	75	μs
t_{WU2}	Wake-up recognition end		85	100	135	μs
t_{PWAKE}	Wake-up output delay				140	μs
t_{SC}	Current fault blanking time		175	200		μs
t_{pSC}	Current fault indication delay				260	μs
t_{SCEN}	Current fault driver re-enable wait time			15	ms	
$t_{(UVLO)}$	CQ re-enable delay after UVLO ⁽¹⁾	$V_{(UVLO)}$ rising threshold crossing time to CQ enable time	10	30	50	ms
RECEIVER						
t_{ND}	Noise suppression time ⁽²⁾				250	ns
t_{PLH}, t_{PHL}	Receiver propagation delay	See 图 9 15-pF load on RX		150	300	ns

(1) CQ output remains Hi-Z for this time

(2) Noise suppression time is defined as the permissible duration of a receive signal above/below the detection threshold without detection taking place.

6.7 Typical Characteristics




图 1. Supply Current vs Supply Voltage




图 2. Residual Voltage vs Load Current: High Side




图 3. Residual Voltage vs Load Current: Low Side




图 4. Current Limit vs R_{SET}





图 5. Receiver Threshold Boundaries

7 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

图 6. Test Circuit for Driver Switching




图 7. Waveforms for Driver Output Switching Measurements




图 8. Waveforms for Driver Enable/Disable Time Measurements





图 9. Receiver Switching Measurements

Parameter Measurement Information (接下页)


**图 10. Overcurrent and Wake Conditions for EN = H, TX = H (Full Lines);
and TX = L (Red Dotted Lines)**

8 Detailed Description

8.1 Overview

图 11 shows that the TIOL111 or TIOL111x driver output (CQ) can be used in either push-pull, high-side, or low-side configuration using the enable (EN) and transmit data (TX) input pins. The internal receiver converts the 24-V signal on the CQ line to standard logic levels on the receive data (RX) pin. A simple parallel interface is used to receive/transmit data and status information between the slave and the local controller.

These devices have integrated IEC 61000-4-4/5 EFT and surge protection. In addition, tolerance to ± 65 -V transients enables flexibility to choose from a wider range of TVS diodes if an application requires higher levels of protection. These integrated robustness features will simplify the system level design by reducing external protection circuitry.

TIOL111 or TIOL111x transceivers implement protection features for overcurrent, overvoltage and over-temperature conditions. The devices also provide a current-limit setting of the driver output current using an external resistor.

The devices derive the low-voltage supply from the IO-Link L+ voltage (24 V nominal) via an internal linear regulator to provide power to the local controller and sensor circuitry.

8.2 Functional Block Diagrams




图 11. Block Diagram TIOL111

Functional Block Diagrams (接下页)




图 12. Block Diagram TIOL111x

8.3 Feature Description

8.3.1 Wake Up Detection

The TIOL111(x) may be operated in IO-Link mode or Standard Input / Output (SIO) mode. If the device is in SIO mode and the master node wants to initiate communication with the device node, the master drives the CQ line to the opposite of its present state, and will either sink or source the wake up current (≥ 500 mA) for the wake-up duration (typically 80 μ s) depending on the CQ logic level as per the IO-Link specification. The TIOL111(x) detects this wake-up condition and communicates to the local microcontroller via the WAKE pin. The IO-Link communication specification requires the device node to switch to receive mode within 500 μ s after receiving the wake-up signal.

For overcurrent conditions shorter or longer than a valid wake-up pulse, the WAKE pin remains in a high-impedance (inactive) state. This is illustrated in 图 10.

8.3.2 Current Limit Configuration

The output current can be configured with an external resistor on ILIM_ADJ pin. The maximum settable current limit is 300 mA. This maximum setting specifies a minimum of 300 mA over temperature and voltage.

Output disable due to current fault and current fault auto recovery features can be disabled by floating ILIM_ADJ pin. However, the current fault indication is still active in this configuration. This feature is useful when driving large capacitances.

表 1. Current Limit Configuration

ILIM_ADJ Pin Condition	CQ Current Limit	NFAULT Indication During Fault	Output Disable and Auto Recovery
R _{SET} resistor to L-	Variable	Yes	Yes
Connected to L-	300 mA	Yes	Yes
OPEN	300 mA	Yes	No

8.3.3 Current Fault Detection, Indication and Auto Recovery


If the output current at CQ exceeds the internally-set current limit $I_{O(LIM)}$ for a duration longer than t_{SC} , the NFAULT pin is driven logic low to indicate a fault condition. The output is turned off, but the LDO continues to function. The output periodically retries to check if the output is still in the over current condition. In this mode, the output is switched on for t_{SC} in t_{SCEN} intervals. Current fault auto recovery mode can be disabled by setting ILIM_ADJ = OPEN. See 表 5. Toggling EN will clear NFAULT.

8.3.4 Thermal Warning, Thermal Shutdown

If the die temperature exceeds $T_{(WRN)}$, the NFAULT flag is held low indicating a potential over temperature problem. When the T_J exceeds $T_{(SDN)}$, The output is disabled but the LDO remains operational. As soon as the temperature drops below the temperature threshold (and after $T_{(HYS)}$), the internal circuit re-enables the driver, subject to the state of the EN and TX pins.

8.3.5 Fault Reporting (NFAULT)

NFAULT is driven low if either a current fault condition is detected, die temperature has exceeded $T_{(WRN)}$ or supply has dropped below the UVLO threshold. NFAULT returns to high-impedance as soon as all three fault conditions clear.



$$NFAULT = [CUR_OK \ \&\& \ PWR_OK \ \&\& \ TMP_OK]$$

图 13. Device State Diagram

8.3.6 Transceiver Function Tables

表 2. Driver Function

EN	TX	CQ	COMMENT
L / Open	X	Hi-Z	Device is in ready-to-receive state
H	L	H	CQ is sourcing current (high-side drive)
H	H / Open	L	CQ is sinking current (low-side drive)

表 3. Receiver Function

CQ VOLTAGE	RX	COMMENT
$V_{(CQ)} < V_{(THL)}$	H	Normal receive mode, input low
$V_{(THL)} < V_{(CQ)} < V_{(THH)}$?	Indeterminate output, may be either high or low
$V_{(THH)} < V_{(CQ)}$	L	Normal receive mode, input high
Open	?	Indeterminate output, may be either high or low

表 4. Wake-Up Function ($t_{WU1} < t < t_{WU2}$)

EN	TX	CQ CURRENT	WAKE	COMMENT
L / Open	X	X	Z	Device is in ready-to-receive state
H	H / Open	$ I_{(CQ)} \geq 500 \text{ mA}$	L	Device receives high-level wake-up request from IO-Link Master
H	L	$ I_{(CQ)} \geq 500 \text{ mA}$	L	Device receives low-level wake-up request from IO-Link Master

表 5. Current Limit Indicator Function ($t > t_{SC}$)

EN	TX	CQ CURRENT	NFAULT	COMMENT
H	H / Open	$ I_{(CQ)} > I_{O(LIM)}$	L	CQ current exceeds the set limit for over t_{SC}
		$ I_{(CQ)} < I_{O(LIM)}$	Z	Normal operation
H	L	$ I_{(CQ)} > I_{O(LIM)}$	L	CQ current exceeds the set limit for over t_{SC}
		$ I_{(CQ)} < I_{O(LIM)}$	Z	Normal operation
L / Open	X	X	Z	Driver is disabled, Current limit indicator is inactive

8.3.7 The Integrated Voltage Regulator (LDO)

The TIOL1113 and TIOL1115 each have an integrated linear voltage regulator (LDO) which can supply power to external components. The voltage regulator is specified for L+ voltages in the range of 7 V to 36 V with respect to L-. The LDO is capable of delivering up to 20 mA.

The LDO is designed to be stable with standard ceramic capacitors with values of 1 μF or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1 Ω . With tolerance and dc bias effects, the minimum capacitance to ensure stability is 1 μF .

The voltage regulator has an internal 35-mA current limit to protect against initial startup inrush current due to large decoupling capacitors and accidental short circuit conditions.

8.3.8 Reverse Polarity Protection

Reverse polarity protection circuitry protects the devices against accidental reverse polarity connections to the L+, CQ and L- pins. The maximum voltage between any of the pins may not exceed 60 V DC at any time.

图 14 和 图 15 shows all the possible connection combinations.




图 14. High-Side Driver Configuration




图 15. Low-Side Driver Configuration

8.3.9 Integrated Surge Protection and Transient Waveform Tolerance

The L+ and CQ pins of the device are capable of withstanding up to 1.2 kV of 1.2/50 – 8/20 μ s IEC 61000-4-5 surge with a source impedance of 500 Ω . The surge testing should be performed with a minimum 100 nF supply decoupling capacitor between L+ and L-, and 1 μ F between VCC_IN/OUT and L-.

External TVS diodes may be required for higher transient protection levels. The system designer should ensure that the maximum clamping voltage of the external diodes should be < 65 V at the desired current level. The device is capable of withstanding up to \pm 65-V transient pulses < 100 μ s.




图 16. Surge Test Setup

8.3.10 Power Up Sequence (TIOL111)

VCC_IN and L+ domains can be powered up in any sequence. In the event of L+ is powered and VCC_IN is not, the CQ pin will remain in high impedance.

8.3.11 Undervoltage Lock-Out (UVLO)

The device enters UVLO if the L+ voltage falls below $V_{(UVLO)}$. (For the device without the integrated LDO, the device monitors VCC_IN in addition to L+. UVLO happens if either supply falls below the threshold.)

As soon as the supply falls below $V_{(UVLO)}$, NFAULT is pulled low, the LDO is turned off and the CQ output is disabled (Hi-Z). Receiver performance is not specified in this mode.

When the supply rises above $V_{(UVLO)}$, NFAULT returns to Hi-Z (given no other fault conditions present) and the LDO will be enabled immediately. The CQ output is turned on after $T_{(UVLO)}$ delay.

8.4 Device Functional Modes

These devices can operate in three different modes.

8.4.1 NPN Configuration (N-Switch SIO Mode)

Set TX pin high (or open) and use EN pin as control for realizing the function of an N-switch (low-side configuration) on CQ.

8.4.2 PNP Configuration (P-Switch SIO Mode)

Set TX pin low and use EN pin as control for realizing the function of a P-switch (high-side configuration) on CQ.

Device Functional Modes (接下页)
8.4.3 Push-Pull, Communication Mode

Set EN pin high and toggle TX as control for realizing the function of a push-pull output on CQ. 表 6, 表 7 and 表 8 summarize the pin configurations to accomplish the functional modes.

表 6. NPN Mode

EN	TX	CQ
L / Open	H / Open	Hi-Z
H	H / Open	N-Switch

表 7. PNP Mode

EN	TX	CQ
L / Open	L	Hi-Z
H	L	P-Switch

表 8. Push-Pull, Communication Mode

EN	TX	CQ
L / Open	X	Hi-Z
H	H	N-Switch
H	L	P-Switch

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

When TIOL111(x) is connected to an IO-Link master through a three-wire interface (图 17), the master can initiate communication and exchange data with a remote node with the TIOL111(x) IO-Link transceiver acting as a complete physical layer for the communication.

9.2 Typical Application




图 17. Typical Application Schematic

9.2.1 Design Requirements

TIOL111 and TIOL111x IO-Link transceivers can be used in slave devices communicating with an IO-Link master, or as standard digital outputs to either sense or drive a wide range of sensors and loads. 表 9 shows recommended components for a typical system design.

表 9. Design Parameters

PARAMETERS	VALUE
Input voltage range (L+)	24 V, 30 V (max)
Output current (CQ)	200 mA
Output voltage (VCC_OUT), Pick TIOL1115	5 V
Maximum LDO output current (I _{VCC(OUT)})	5 mA
Pull-up resistors for NFAULT and WAKE	10 kΩ
L+ decoupling capacitor	0.1 µF / 100 V
LDO output capacitor	1 µF / 10 V
ILIM_ADJ resistor (R _{SET})	10 kΩ
Maximum Ambient Temperature, T _A	105 °C

9.2.2 Detailed Design Procedure

9.2.2.1 Maximum Junction Temperature Check

For a 200 mA current limit:

- The maximum driver output current limit, $I_{O(LIM)} = 250 \text{ mA}$ (allowed for current limit tolerance).
- The maximum voltage drop is given with $V_{DS(ON)} = 1.75 \text{ V}$.

This causes a power consumption of:

$$PD_{OP} = V_{DS(ON)} \times I_{O(LIM)} = 1.75 \text{ V} \times 250 \text{ mA} = 437.5 \text{ mW} \quad (1)$$

For a 5 mA LDO current output,

$$PD_{LDO} = (V_{L+} - V_{VCC_OUT}) \times I_{VCC_OUT} = (30 - 5) \text{ V} \times 5 \text{ mA} = 125 \text{ mW} \quad (2)$$

Total power dissipation,

$$PD = PD_{OP} + PD_{LDO} = 437.5 \text{ mW} + 125 \text{ mW} = 562.5 \text{ mW} \quad (3)$$

Multiply this value with the Junction-to-ambient thermal resistance of $\theta_{JA} = 68.1^\circ\text{C/W}$ (taken from the [Thermal Information](#) table) to receive the difference between junction temperature, T_J , and ambient temperature, T_A :

$$\Delta T = T_J - T_A = PD \times \theta_{JA} = 562.5 \text{ mW} \times 68.1^\circ\text{C/W} = 38.3^\circ\text{C} \quad (4)$$

Add this value to the maximum ambient temperature of $T_A = 105^\circ\text{C}$ to receive the final junction temperature:

$$T_{J-max} = T_{A-max} + \Delta T = 105^\circ\text{C} + 38.3^\circ\text{C} = 143.3^\circ\text{C} \quad (5)$$

As long as T_{J-max} is below the recommended maximum value of 150°C , no thermal shutdown will occur. However, thermal warning may occur as the junction temperature is greater than T_{WRN} .

Note that the modeling of the complete system may be necessary to predict junction temperature in smaller PCBs and/or enclosures without air flow.

9.2.2.2 Driving Capacitive Loads

These devices are capable of driving capacitive loads on the CQ output. Assuming a pure capacitive load without series/parallel resistance, the maximum capacitance that can be charged without triggering current fault can be calculated as:

$$C_{LOAD} = \frac{[I_{O(LIM)} \times t_{SC}]}{V_{(L+)}} \quad (6)$$

Higher capacitive loads can be driven if a series resistor is connected between the CQ output and the load. Capacitive loads can be connected to L- or L+.

9.2.2.3 Driving Inductive Loads

The TIOL111(x) family is capable of magnetizing and demagnetizing inductive loads up to 1.5H. These devices contain internal circuitry that enables fast demagnetization when configured as either P-switch or N-switch mode.

In P-switch configuration, the load inductor L is magnetized when the CQ output is driven high. When the PNP is turned off, there is a significant amount of negative inductive kick back at the CQ pin. This voltage is clamped internally at about -75 V.

Similarly in N-switch configuration, the load inductor L is magnetized when the CQ output is driven low. When the NPN is turned off, there is a significant amount of positive inductive kick back at the CQ pin. This voltage is clamped internally at about 75 V.

The equivalent protection circuits are shown in [图 18](#) and [图 19](#). The minimum value of the resistive load R can be calculated as:

$$R = \frac{V_{(L+)}}{I_{O(LIM)}} \quad (7)$$




图 18. P-Switch Mode




图 19. N-Switch Mode

9.2.3 Application Curves




图 20. CQ in Communication Mode

图 21. CQ Power Up Delay, Low Side Mode

图 22. CQ Power Up Delay, High Side Mode

图 23. CQ in Current Fault, Low Side Mode

图 24. CQ in Current Fault, High Side Mode

图 25. CQ in Current Fault Auto Recovery, Low Side Mode




图 26. CQ in Current Fault Auto Recovery, High Side Mode




图 27. IO-Link WAKE, Low Side Mode






图 28. IO-Link WAKE, High Side Mode



1.5-H Inductor With 100 Ω R_{SET} = OPEN

图 29. CQ Driving, Low Side Mode



1.5-H Inductor With 100 Ω R_{SET} = OPEN

图 30. CQ Driving, High Side Mode

10 Power Supply Recommendations

The TIOL111 and TIOL111x transceivers are designed to operate from a 24-V nominal supply at L+, which can vary by +12 V and -17 V from the nominal value to remain within the device's recommended supply voltage range of 7 V to 36 V. This supply should be buffered with at least a 100-nF/100-V capacitor.

11 Layout

11.1 Layout Guidelines

- Use of a 4-layer board is recommended for good heat conduction. Use layer 1 (top layer) for control signals, layer 2 as power ground layer for L-, layer 3 for the 24-V supply plane (L+), and layer 4 for the regulated output supply (VCC_IN/OUT).
- Connect the thermal pad to L- with maximum amount of thermal vias for best thermal performance.
- Use entire planes for L+, VCC_IN/OUT and L- to assure minimum inductance.
- The L+ terminal must be decoupled to ground with a low-ESR ceramic decoupling capacitor. The recommended minimum capacitor value is 100 nF. The capacitor must have a voltage rating of 50 V minimum (100 V depending on max sensor supply fault rating) and an X5R or X7R dielectric.
- The optimum placement of the capacitor is closest to the transceiver's L+ and L- terminals to reduce supply drops during large supply current loads. See [Figure 31](#) for a PCB layout example.
- Connect all open-drain control outputs via 10 kΩ pull-up resistors to the VCC_IN/OUT plane to provide a defined voltage potential to the system controller inputs when the outputs are high-impedance.
- Connect the R_{SET} resistor between ILIM_ADJ and L-.
- Decouple the regulated output voltage at VCC_IN/OUT to ground with a low-ESR, ≥ 1-μF, ceramic decoupling capacitor. The capacitor should have a voltage rating of 10 V minimum and an X5R or X7R dielectric.

11.2 Layout Example

- VIA to Layer 2: Power Ground Plane (L-)
- VIA to Layer 3: 24V Supply Plane (L+)
- VIA to Layer 4: Regulated Supply Plane (VCC_IN/OUT)




图 31. Layout Example

12 器件和文档支持

12.1 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

E2E is a trademark of Texas Instruments.

12.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TIOL1113DMWR	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1113
TIOL1113DMWR.A	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1113
TIOL1113DMWT	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1113
TIOL1113DMWT.A	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1113
TIOL1115DMWR	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1115
TIOL1115DMWR.A	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1115
TIOL1115DMWT	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1115
TIOL1115DMWT.A	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL1115
TIOL111DMWR	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL111
TIOL111DMWR.A	Active	Production	VSON (DMW) 10	1500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL111
TIOL111DMWT	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL111
TIOL111DMWT.A	Active	Production	VSON (DMW) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL111

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TIOL1113DMWR	VSON	DMW	10	1500	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOL1113DMWT	VSON	DMW	10	250	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOL1115DMWR	VSON	DMW	10	1500	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOL1115DMWT	VSON	DMW	10	250	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOL111DMWR	VSON	DMW	10	1500	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2
TIOL111DMWT	VSON	DMW	10	250	178.0	13.5	2.75	3.35	1.05	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TIOL1113DMWR	VSON	DMW	10	1500	189.0	185.0	36.0
TIOL1113DMWT	VSON	DMW	10	250	189.0	185.0	36.0
TIOL1115DMWR	VSON	DMW	10	1500	189.0	185.0	36.0
TIOL1115DMWT	VSON	DMW	10	250	189.0	185.0	36.0
TIOL111DMWR	VSON	DMW	10	1500	189.0	185.0	36.0
TIOL111DMWT	VSON	DMW	10	250	189.0	185.0	36.0



4223225/A 08/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DMW0010A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4223225/A 08/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DMW0010A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11
81% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4223225/A 08/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月