
- Output Swing Includes Both Supply Rails
- Low Noise ... 15 nV/ $\sqrt{Hz}$  Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High Gain Bandwidth . . . 2 MHz at
  V<sub>DD</sub> = 5 V with 600 Ω Load
- High Slew Rate ... 1.6 V/ $\mu$ s at V<sub>DD</sub> = 5 V
- Wide Supply Voltage Range 2.7 V to 10 V
- Macromodel Included

#### description



The TLV2731 is a single low-voltage operational amplifier available in the SOT-23 package. It offers 2 MHz of bandwidth and 1.6 V/ $\mu$ s of slew rate for applications requiring good ac performance. The device exhibits rail-to-rail output performance for increased dynamic range in single or split supply applications. The TLV2731 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2731, exhibiting high input impedance and low noise, is excellent for small-signal conditioning of high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single- or split-supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). The device can also drive  $600-\Omega$  loads for telecom applications.

With a total area of 5.6mm<sup>2</sup>, the SOT-23 package only requires one-third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces.

т.	Vie mov AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM <sup>‡</sup>
т <sub>А</sub>	V <sub>IO</sub> max AT 25°C	SOT-23 (DBV) <sup>†</sup>	STWBOL	(Y)
0°C to 70°C	3 mV	TLV2731CDBV	VALC	TLV2731Y
$-40^{\circ}$ C to $85^{\circ}$ C	3 mV	TLV2731IDBV	VALI	1202/311

AVAILABLE OPTIONS

<sup>†</sup> The DBV package available in tape and reel only.

<sup>‡</sup>Chip forms are tested at  $T_A = 25^{\circ}C$  only.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2001, Texas Instruments Incorporated

SLOS198A - AUGUST 1997 - REVISED MARCH 2001


#### TLV2731Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2731C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.





equivalent schematic



ESD, bias, and trim circuitry



SLOS198A – AUGUST 1997 – REVISED MARCH 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	
Differential input voltage, V <sub>ID</sub> (see Note 2)	
Input voltage range, VI (any input, see Note 1)	
Input current, I <sub>I</sub> (each input)	
Output current, I <sub>O</sub>	±50 mA
Total current into V <sub>DD+</sub>	±50 mA
Total current out of V <sub>DD</sub>	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : TLV2731C	
TLV2731I	
Storage temperature range, T <sub>sta</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to VDD-.

 Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below V<sub>DD</sub> – 0.3 V.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

#### recommended operating conditions

	TL	V2731C	TL	_V2731I	UNIT
	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> (see Note 1)	2.7	10	2.7	10	V
Input voltage range, VI	V <sub>DD</sub> -	V <sub>DD+</sub> -1.3	V <sub>DD</sub> -	V <sub>DD+</sub> -1.3	V
Common-mode input voltage, VIC	V <sub>DD</sub> -	V <sub>DD+</sub> -1.3	V <sub>DD</sub> -	V <sub>DD+</sub> -1.3	V
Operating free-air temperature, T <sub>A</sub>	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V<sub>DD</sub> -.



SLOS198A - AUGUST 1997 - REVISED MARCH 2001

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 3 V (unless otherwise noted)

		TEAT OOL		<b>+</b> +	Т	LV27310	2		<b>FLV2731</b>	l	
	PARAMETER	TEST CON	IDITIONS	TA†	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.7	3		0.7	3	mV
αNO	Temperature coefficient of input offset voltage			Full range		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 V,$ $V_{O} = 0,$	$V_{IC} = 0,$ R <sub>S</sub> = 50 $\Omega$	25°C		0.003			0.003		μV/m
10	Input offset current			25°C		0.5	60		0.5	60	pА
U	input onset ourrent			Full range			150			150	p/1
IВ	Input bias current			25°C		1	60		1	60	pА
UD	input blab buncht			Full range			150			150	P/ \
VICR	Common-mode input	R <sub>S</sub> = 50 Ω,	V O  ≤5 mV	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V
VICR	voltage range	KS = 30.32,	v O  ≥3 mv	Full range	0 to 1.7			0 to 1.7			v
		I <sub>OH</sub> = -1 mA		25°C		2.87			2.87		
Vон	High-level output voltage	1		25°C		2.74			2.74		V
	voltage	$I_{OH} = -2 \text{ mA}$		Full range	2.3			2.3			
		V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 50 μA	25°C		10			10		
VOL	Low-level output voltage	V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 500 μA	25°C		100			100		mV
		VIC = 1.5 V,		Full range			300			300	
	Large-signal	V <sub>IC</sub> = 1.5 V,	R <sub>L</sub> = 600 Ω‡	25°C	1	1.6		1	1.6		
AVD	differential voltage	$V_{IC} = 1.5 V,$ $V_{O} = 1 V \text{ to } 2 V$	_	Full range	0.3			0.3			۷/m
	amplification	Ű	R <sub>L</sub> = 1 MΩ <sup>‡</sup>	25°C		250			250		
<sup>r</sup> id	Differential input resistance			25°C		10 <sup>12</sup>			10 <sup>12</sup>		Ω
r <sub>ic</sub>	Common-mode input resistance			25°C		1012			1012		Ω
<sup>c</sup> ic	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z <sub>o</sub>	Closed-loop output impedance	f = 1 MHz,	A <sub>V</sub> = 1	25°C		156			156		Ω
CMDD	Common-mode	$V_{IC} = 0$ to 1.7 V,		25°C	60	70		60	70	_	٦Ŀ
CMRR	rejection ratio	$V_0 = 1.5 V,$	$R_S = 50 \Omega$	Full range	55			55			dB
kou :=	Supply voltage	$V_{DD} = 2.7 \text{ V to}$	8 V,	25°C	70	96		70	96		٦Ŀ
<sup>k</sup> SVR	rejection ratio (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$V_{IC} = V_{DD}/2$ ,	No load	Full range	70			70			dB
	Supply ourrest	$\lambda = 15\lambda$	Nolood	25°C		750	1200		750	1200	A
DD	Supply current	V <sub>O</sub> = 1.5 V,	No load	Full range			1500			1500	μA

<sup>†</sup> Full range for the TLV2731C is 0°C to 70°C. Full range for the TLV2731I is – 40°C to 85°C.

‡Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at  $T_A = 150^{\circ}C$  extrapolated to  $T_A = 25^{\circ}C$  using the Arrhenius equation and assuming an activation energy of 0.96 eV.



## operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

		TEAT CONT		- +	Т	LV2731	C		TLV2731		
f	PARAMETER	TEST CONE	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Slew rate at unity			25°C	0.75	1.25		0.75	1.25		
SR	gain	$V_{O} = 1.1 V \text{ to } 1.9 V,$ $C_{L} = 100 \text{ pF}^{\ddagger}$	$R_{L} = 600 \ \Omega^{\ddagger},$	Full range	0.5			0.5			V/µs
V	Equivalent input	f = 10 Hz		25°C		105			105		nV/√Hz
Vn	noise voltage	f = 1 kHz		25°C		16			16		nv/∿Hz
M	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		1.4			1.4		N
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.5			1.5		μV
I <sub>n</sub>	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
		$V_0 = 1 V \text{ to } 2 V,$	A <sub>V</sub> = 1	0500		0.285%			0.285%		
	Total harmonic	f = 20  kHz, $R_L = 600 \Omega^{\ddagger}$	A <sub>V</sub> = 10	- 25°C		7.2%			7.2%		1
THD+N	distortion plus noise	$V_{O} = 1 V \text{ to } 2 V,$	A <sub>V</sub> = 1			0.014%			0.014%		1
	noise	f = 20 kHz,	A <sub>V</sub> = 10	25°C		0.098%			0.098%		
		R <sub>L</sub> = 600 Ω§	A <sub>V</sub> = 100			0.13%			0.13%		
	Gain-bandwidth product	f = 10 kHz, C <sub>L</sub> = 100 pF‡	$R_L = 600 \ \Omega^{\ddagger},$	25°C		1.9			1.9		MHz
BOM	Maximum output- swing bandwidth	$V_{O(PP)} = 1 V,$ R <sub>L</sub> = 600 $\Omega^{\ddagger},$	A <sub>V</sub> = 1, C <sub>L</sub> = 100 pF‡	25°C		60			60		kHz
+	Settling time	$A_V = -1$ , Step = 1 V to 2 V,	To 0.1%	25°C		0.9			0.9		
t <sub>S</sub>		$R_L = 600 \Omega^{\ddagger},$ C <sub>L</sub> = 100 pF <sup>‡</sup>	То 0.01%	25 0		1.5			1.5		μs
<sup>¢</sup> m	Phase margin at unity gain	R <sub>L</sub> = 600 Ω <sup>‡</sup> ,	C <sub>L</sub> = 100 pF‡	25°C		50°			50°		
	Gain margin			25°C		8			8		dB

<sup>†</sup> Full range is  $-40^{\circ}$ C to  $85^{\circ}$ C.

‡Referenced to 1.5 V

§ Referenced to 0 V



SLOS198A - AUGUST 1997 - REVISED MARCH 2001

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

		TEAT AG	DITIONS	- +	Т	LV27310		1	<b>FLV2731</b>		
	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.7	3		0.7	3	mV
αNIO	Temperature coefficient of input offset voltage			Full range		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 V,$ $V_{O} = 0,$	$V_{IC} = 0,$ R <sub>S</sub> = 50 $\Omega$	25°C		0.003			0.003		μV/m
10	Input offset current			25°C		0.5	60		0.5	60	pА
10				Full range			150			150	P/ 1
IВ	Input bias current			25°C		1	60		1	60	pА
				Full range			150			150	P
VICR	Common-mode input	R <sub>S</sub> = 50 Ω,	V O  ≤5 mV	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		v
VICR	voltage range	NS = 50.22,	v O  ≥3 mv	Full range	0 to 3.7			0 to 3.7			v
		I <sub>OH</sub> = -1 mA		25°C		4.9			4.9		
Vон	High-level output voltage	1 1		25°C		4.6			4.6		V
	vollage	$I_{OH} = -4 \text{ mA}$		Full range	4.3			4.3			
		V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 500 μA	25°C		80			80		
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 1 mA	25°C		160			160		mV
	Vollago	v  C = 2.5 v,	IOL = TITIA	Full range			500			500	
	Large-signal		R <sub>I</sub> = 600 Ω‡	25°C	1	1.5		1	1.5		
AVD	differential voltage	V <sub>IC</sub> = 2.5 V, V <sub>O</sub> = 1 V to 4 V	KL = 000 32+	Full range	0.3			0.3			V/m
	amplification	Ű	$R_L = 1 M\Omega^{\ddagger}$	25°C		400			400		
<sup>r</sup> id	Differential input resistance			25°C		1012			10 <sup>12</sup>		Ω
ric	Common-mode input resistance			25°C		1012			1012		Ω
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z <sub>o</sub>	Closed-loop output impedance	f = 1 MHz,	A <sub>V</sub> = 1	25°C		138			138		Ω
CMDD	Common-mode	$V_{IC} = 0$ to 2.7 V,		25°C	60	70		60	70		
CMRR	rejection ratio	$V_0 = 2.5 V,$	$R_{S} = 50 \ \Omega$	Full range	55			55			dB
ksvr	Supply voltage rejection ratio	$V_{DD} = 4.4 V \text{ to 8}$		25°C	70	96		70	96		dB
	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD}/2$ ,	No load	Full range	70			70			
	Supply current	$V_{0} = 25 V_{0}$	No load	25°C		850	1300		850	1300	
DD	Supply current	V <sub>O</sub> = 2.5 V,	INU IUdu	Full range			1600			1600	μA

<sup>†</sup> Full range for the TLV2731C is 0°C to 70°C. Full range for the TLV2731I is – 40°C to 85°C.

‡Referenced to 2.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at  $T_A = 150^{\circ}C$  extrapolated to  $T_A = 25^{\circ}C$  using the Arrhenius equation and assuming an activation energy of 0.96 eV.



## operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

		TEAT GONDITIONS		_ +	Т	LV2731	C	-	<b>FLV2731</b>		
f	PARAMETER	TEST CONDITIONS		TA <sup>†</sup>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Slew rate at unity	V <sub>O</sub> = 1.5 V to 3.5 V,	R <sub>I</sub> = 600 Ω <sup>‡</sup> ,	25°C	1	1.6		1	1.6		
SR	gain	$C_L = 100 \text{ pF}^{\ddagger}$	$R_{L} = 600.22+,$	Full range	0.7			0.7			V/µs
V	Equivalent input	f = 10 Hz		25°C		100			100		nV/√Hz
Vn	noise voltage	f = 1 kHz		25°C		15			15		NV/∜Hz
Maxima	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		1.4			1.4		)/
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.5			1.5		μV
I <sub>n</sub>	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
		$V_{O} = 1.5 V \text{ to } 3.5 V,$	A <sub>V</sub> = 1	25°C		0.409%			0.409%		
	Total harmonic	f = 20  kHz, R <sub>L</sub> = 600 $\Omega^{\ddagger}$	A <sub>V</sub> = 10	23.0		3.68%			3.68%		
THD+N	distortion plus noise					0.018%			0.018%		1
	noise	f = 20 kHz,	A <sub>V</sub> = 10	25°C		0.045%			0.045%		
		R <sub>L</sub> = 600 Ω§	A <sub>V</sub> = 100			0.116%			0.116%		
	Gain-bandwidth product	f = 10 kHz, C <sub>L</sub> = 100 pF <sup>‡</sup>	R <sub>L</sub> = 600 Ω‡,	25°C		2			2		MHz
B <sub>OM</sub>	Maximum output-swing bandwidth	$V_{O(PP)} = 1 V,$ R <sub>L</sub> = 600 $\Omega^{\ddagger},$	A <sub>V</sub> = 1, C <sub>L</sub> = 100 pF‡	25°C		300			300		kHz
+	Sottling time	$A_V = -1$ , Step = 1.5 V to 3.5 V,	To 0.1%	25°C		0.95			0.95		
t <sub>s</sub>	Settling time	$R_L = 600 \ \Omega^{\ddagger},$ $C_L = 100 \ pF^{\ddagger}$	To 0.01%	25'0		2.4			2.4		μs
<sup>¢</sup> m	Phase margin at unity gain	R <sub>L</sub> = 600 Ω <sup>‡</sup> ,	C <sub>L</sub> = 100 pF‡	25°C		48°			48°		
	Gain margin	1 -		25°C		8			8		dB

<sup>†</sup> Full range is –40°C to 85°C.

‡Referenced to 2.5 V

§ Referenced to 0 V



SLOS198A - AUGUST 1997 - REVISED MARCH 2001

# electrical characteristics at V\_DD = 3 V, T\_A = 25 $^\circ\text{C}$ (unless otherwise noted)

	TEAT A			TL	V2731Y	,	
PARAMETER	IESIC	UNDITIONS		MIN	TYP	MAX	UNIT
Input offset voltage					750		μV
Input offset current		$V_{IC} = 0,$	$V_{O} = 0,$		0.5	60	pА
Input bias current	115 - 30 22				1	60	pА
Common-mode input voltage range	$ V_{IO}  \le 5 \text{ mV},$	R <sub>S</sub> = 50 Ω			-0.3 to 2.2		V
High-level output voltage	$I_{OH} = -1 \text{ mA}$				2.87		V
	V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 50 μA	Ą		10		mV
Low-level output voltage	V <sub>IC</sub> = 1.5 V,	l <sub>OL</sub> = 500 μ	ιA		100		mv
		R <sub>L</sub> = 600 Ω	!†		1.6		N//>/
Large-signal differential voltage amplification	$v_0 = 1 v t_0 2 v$	$R_L = 1 M\Omega^2$	t		250		V/mV
Differential input resistance		•			1012		Ω
Common-mode input resistance					1012		Ω
Common-mode input capacitance	f = 10 kHz				6		pF
Closed-loop output impedance	f = 1 MHz,	A <sub>V</sub> = 1			156		Ω
Common-mode rejection ratio	$V_{IC} = 0$ to 1.7 V,	V <sub>O</sub> = 0,	Rg = 50 Ω		70		dB
Supply voltage rejection ratio ( $\Delta V_{DD} / \Delta V_{IO}$ )	V <sub>DD</sub> = 2.7 V to 8 V,	$V_{IC} = 0,$	No load		96		dB
Supply current	V <sub>O</sub> = 0,	No load			750		μA
	Input offset current      Input bias current      Common-mode input voltage range      High-level output voltage      Low-level output voltage      Large-signal differential voltage amplification      Differential input resistance      Common-mode input resistance      Common-mode input resistance      Common-mode input resistance      Common-mode input resistance      Closed-loop output impedance      Common-mode rejection ratio      Supply voltage rejection ratio (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$\begin{tabular}{ c c c c } \hline Input offset voltage & Input offset current & V_{DD} \pm = \pm 1.5 \text{ V}, \\ R_S = 50 \ \Omega & R_S = 50$	$\begin{array}{c c} \mbox{Input offset voltage} & V_{DD} \pm = \pm 1.5 \ V, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{S} = 50 \ \Omega & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ mA & V_{IC} = 1.5 \ V, & I_{OL} = 50 \ \mu V \\ \mbox{V}_{IC} = 1.5 \ V, & I_{OL} = 50 \ \mu V \\ \mbox{V}_{IC} = 1.5 \ V, & I_{OL} = 50 \ \mu V \\ \mbox{V}_{IC} = 1.5 \ V, & I_{OL} = 50 \ \mu V \\ \mbox{V}_{IC} = 1.5 \ V, & I_{OL} = 50 \ \mu V \\ \mbox{V}_{IC} = 1.5 \ V, & I_{OL} = 50 \ \mu V \\ \mbox{R}_{L} = 1 \ M\Omega & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ M\Omega & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ M\Omega & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 1 \ MD & V_{IC} = 0, \\ \mbox{R}_{L} = 0, \\ \m$	$\begin{tabular}{ c c c c } \hline Input offset voltage \\ Input offset current \\ Input bias current \\ \hline Input bias current \\ \hline Input bias current \\ \hline Common-mode input voltage range \\ \hline IGH = -1 mA \\ \hline IOH = -1 mA \\ \hline IOH = -1 mA \\ \hline IOH = -1 mA \\ \hline IOL = 50 \ \mu A \\ \hline VIC = 1.5 \ V, & IOL = 50 \ \mu A \\ \hline VIC = 1.5 \ V, & IOL = 500 \ \mu A \\ \hline VIC = 1.5 \ V, & IOL = 500 \ \mu A \\ \hline VIC = 1.5 \ V, & IOL = 500 \ \mu A \\ \hline VIC = 1.5 \ V, & IOL = 500 \ \mu A \\ \hline IOH = -1 \ MA \\ \hline IOL = 1.5 \ V, & IOL = 500 \ \mu A \\ \hline IOH = -1 \ MA \\ \hline IOH = -1 \ MA \\ \hline IOH = -1 \ MA \\ \hline IOL = 500 \ \mu A \\ \hline IOH = -1 \ MA \\ \hline IOL = 500 \ \mu A \\ \hline IOL = 500 \ \mu A \\ \hline IOL = 500 \ \mu A \\ \hline IOH = 1 \ VIC = 1.5 \ V, & IOL = 500 \ \mu A \\ \hline IOL = 500 \ \mu A \\ \hline IOH = 1 \ MA \\ \hline IOH = 1 \ MB \\$	PARAMETERTEST CONDITIONSMINInput offset voltage $V_{DD} \pm \pm 1.5 \text{ V}, R_S = 50 \Omega$ $V_{IC} = 0, V_O = 0, R_S = 50 \Omega$ (1000)Input bias current $V_{IO} \pm \pm 1.5 \text{ V}, R_S = 50 \Omega$ $V_{IC} = 0, V_O = 0, R_S = 50 \Omega$ (1000)Common-mode input voltage range $ V_{IO}  \le 5 \text{ mV}, R_S = 50 \Omega$ $R_S = 50 \Omega$ (1000)High-level output voltage $I_{OH} = -1 \text{ mA}$ (1000)(1000)Low-level output voltage $I_{OH} = -1 \text{ mA}$ (1000)(1000)Low-level output voltage $V_{IC} = 1.5 \text{ V}, I_{OL} = 50 \mu A$ (1000)Large-signal differential voltage amplification $V_O = 1 \text{ V to } 2 \text{ V}$ $R_L = 600 \Omega^{\dagger}$ (1000)Differential input resistance(1000) $R_L = 1 M \Omega^{\dagger}$ (1000)Common-mode input capacitance $f = 10 \text{ kHz}$ (1000)(1000)Closed-loop output impedance $f = 1 \text{ MHz}, A_V = 1$ (1000)Common-mode rejection ratio $V_{IC} = 0 \text{ to } 1.7 \text{ V}, V_O = 0, R_S = 50 \Omega$ (1000)Supply voltage rejection ratio ( $\Delta V_{DD}/\Delta V_{IO}$ ) $V_{DD} = 2.7 \text{ V to } 8 \text{ V}, V_{IC} = 0, No load$	$\begin{array}{ c c c c c } \hline PARAMETER & TEST CONDITIONS & MIN TYP \\ \hline Input offset voltage \\ Input offset current \\ Input bias current \\ \hline Input b$	$ \begin{array}{ c c c c c c } \hline \mbox{Min} & \mbox{TYP} & \mbox{MAX} \\ \hline \mbox{Input offset voltage} & $V_{DD} \pm \pm 1.5 \ V, $R_S = 50 \ \Omega$ \\ \hline \mbox{Input bias current} & $V_{DD} \pm \pm 1.5 \ V, $R_S = 50 \ \Omega$ \\ \hline \mbox{Input bias current} & $V_{DD} \pm \pm 1.5 \ V, $R_S = 50 \ \Omega$ \\ \hline \mbox{Input bias current} & $V_{IC} = 0, $V_O = 0, $V_O = 0, $R_S = 50 \ \Omega$ \\ \hline \mbox{Input bias current} & $V_{IC} = 1.5 \ V, $R_S = 50 \ \Omega$ \\ \hline \mbox{Input voltage range} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = -1 \ mA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 50 \ \muA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 500 \ \muA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 500 \ \muA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 500 \ \muA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 500 \ \muA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 500 \ \muA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 500 \ \muA$ \\ \hline \mbox{Input voltage} & $I_{OH} = 1.5 \ V, $I_{OL} = 10 \ V_{O} = 1 \ V \ to 2 \ V $V_{O} = 1.5 \ V, $I_{OL} = 0.5 \ V, $V_{OL} = 0, $V_{OL} = 0, $V_{OL} = 0, $V_{OL} = 0, $$

<sup>†</sup>Referenced to 1.5 V

# electrical characteristics at V\_DD = 5 V, T\_A = 25 $^\circ\text{C}$ (unless otherwise noted)

	DADAMETED	TECTO			TI	_V2731Y	'	
	PARAMETER	TESTC	ONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					710		μV
١O	Input offset current	$V_{DD} \pm = \pm 1.5 V,$ R <sub>S</sub> = 50 $\Omega$	V <sub>IC</sub> = 0,	$V_{O} = 0,$		0.5	60	pА
I <sub>IB</sub>	Input bias current	113 - 00 12				1	60	pА
VICR	Common-mode input voltage range	$ V_{IO}  \le 5 \text{ mV},$	R <sub>S</sub> = 50 Ω			-0.3 to 4.2		V
VOH	High-level output voltage	$I_{OH} = -1 \text{ mA}$				4.9		V
Vei	Low-level output voltage	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 500	μA		80		mV
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 1 m/	4		160		IIIV
A			RL = 600 9	<sup>5</sup> ‡		15		\//ma\/
AVD	Large-signal differential voltage amplification	$V_0 = 1 V \text{ to } 2 V$	$R_L = 1 M\Omega$	2†		400		V/mV
<sup>r</sup> id	Differential input resistance					1012		Ω
r <sub>ic</sub>	Common-mode input resistance					1012		Ω
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz				6		pF
z <sub>o</sub>	Closed-loop output impedance	f = 1 MHz,	$A_V = 1$			138		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0$ to 1.7 V,	V <sub>O</sub> = 0,	R <sub>S</sub> = 50 Ω		70		dB
ksvr	Supply voltage rejection ratio ( $\Delta V_{DD} / \Delta V_{IO}$ )	V <sub>DD</sub> = 2.7 V to 8 V,	V <sub>IC</sub> = 0,	No load		96		dB
IDD	Supply current	V <sub>O</sub> = 0,	No load			850		μA

†Referenced to 2.5 V



SLOS198A - AUGUST 1997 - REVISED MARCH 2001


## TYPICAL CHARACTERISTICS

### Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution vs Common-mode input voltage	1, 2 3, 4
ανιο	Input offset voltage temperature coefficient	Distribution	5, 6
IIB/IIO	Input bias and input offset currents	vs Free-air temperature	7
VI	Input voltage	vs Supply voltage vs Free-air temperature	8 9
VOH	High-level output voltage	vs High-level output current	10, 13
VOL	Low-level output voltage	vs Low-level output current	11, 12, 14
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	15
IOS	Short-circuit output current	vs Supply voltage vs Free-air temperature	16 17
VO	Output voltage	vs Differential input voltage	18, 19
A <sub>VD</sub>	Differential voltage amplification	vs Load resistance	20
A <sub>VD</sub>	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	21, 22 23, 24
z <sub>0</sub>	Output impedance	vs Frequency	25, 26
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	27 28
kSVR	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	29, 30 31
IDD	Supply current	vs Supply voltage	32
SR	Slew rate	vs Load capacitance vs Free-air temperature	33 34
VO	Inverting large-signal pulse response		35, 36
VO	Voltage-follower large-signal pulse response		37, 38
VO	Inverting small-signal pulse response		39, 40
VO	Voltage-follower small-signal pulse response		41, 42
Vn	Equivalent input noise voltage	vs Frequency	43, 44
	Noise voltage (referred to input)	Over a 10-second period	45
THD + N	Total harmonic distortion plus noise	vs Frequency	46
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	47 48
	Gain margin	vs Load capacitance	49, 50
φm	Phase margin	vs Frequency vs Load capacitance	21, 22 51, 52
B <sub>1</sub>	Unity-gain bandwidth	vs Load capacitance	53, 54



#### **TYPICAL CHARACTERISTICS**




<sup>+</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



SLOS198A - AUGUST 1997 - REVISED MARCH 2001


## **TYPICAL CHARACTERISTICS**



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



#### **TYPICAL CHARACTERISTICS**




<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. <sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



SLOS198A – AUGUST 1997 – REVISED MARCH 2001


## TYPICAL CHARACTERISTICS



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. <sup>‡</sup> For all curves where  $V_{DD} = 5 V$ , all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3 V$ , all loads are referenced to 1.5 V.




#### **TYPICAL CHARACTERISTICS**



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. <sup>‡</sup> For all curves where  $V_{DD} = 5 V$ , all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3 V$ , all loads are referenced to 1.5 V.




SLOS198A - AUGUST 1997 - REVISED MARCH 2001



<sup>+</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



**TYPICAL CHARACTERISTICS** 




<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. <sup>‡</sup> For all curves where  $V_{DD} = 5$  V, all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3$  V, all loads are referenced to 1.5 V.



SLOS198A – AUGUST 1997 – REVISED MARCH 2001


## **TYPICAL CHARACTERISTICS**



<sup>†</sup> For all curves where  $V_{DD}$  = 5 V, all loads are referenced to 2.5 V. For all curves where  $V_{DD}$  = 3 V, all loads are referenced to 1.5 V. <sup>‡</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS198A - AUGUST 1997 - REVISED MARCH 2001




#### **TYPICAL CHARACTERISTICS**

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. <sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.




**TYPICAL CHARACTERISTICS** 



<sup>†</sup> For all curves where  $V_{DD}$  = 5 V, all loads are referenced to 2.5 V. For all curves where  $V_{DD}$  = 3 V, all loads are referenced to 1.5 V.



#### **TYPICAL CHARACTERISTICS**




<sup>†</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



SLOS198A – AUGUST 1997 – REVISED MARCH 2001

## TYPICAL CHARACTERISTICS




<sup>†</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



SLOS198A - AUGUST 1997 - REVISED MARCH 2001






<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. <sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



SLOS198A – AUGUST 1997 – REVISED MARCH 2001

## TYPICAL CHARACTERISTICS



<sup>†</sup> For all curves where  $V_{DD}$  = 5 V, all loads are referenced to 2.5 V. For all curves where  $V_{DD}$  = 3 V, all loads are referenced to 1.5 V.



## **APPLICATION INFORMATION**

#### driving large capacitive loads

The TLV2731 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 49 through Figure 54 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins (R<sub>null</sub> = 0).

A small series resistor (R<sub>null</sub>) at the output of the device (see Figure 55) improves the gain and phase margins when driving large capacitive loads. Figure 49 through Figure 52 show the effects of adding series resistances of 50  $\Omega$ , 100  $\Omega$ , 500  $\Omega$ , and 1000  $\Omega$ . The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{m1} = \tan^{-1} \left( 2 \times \pi \times \text{UGBW} \times \text{R}_{\text{null}} \times \text{C}_{\text{L}} \right)$$
(1)

Where :

 $\Delta \varphi_{m1}$  = Improvement in phase margin

UGBW = Unity-gain bandwidth frequency

R<sub>null</sub> = Output series resistance

 $C_1$  = Load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 53 and Figure 54). To use equation 1, UGBW must be approximated from Figure 53 and Figure 54.




Figure 55. Series-Resistance Circuit



SLOS198A - AUGUST 1997 - REVISED MARCH 2001


## **APPLICATION INFORMATION**


#### macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$ , the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 6) and subcircuit in Figure 56 are generated using the TLV2731 typical electrical and operating characteristics at  $T_A = 25^{\circ}C$ . Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit







PSpice and Parts are trademark of MicroSim Corporation.


Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.



SLOS198A - AUGUST 1997 - REVISED MARCH 2001

**MECHANICAL INFORMATION** 

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

DBV (R-PDSO-G5)

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusion.





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2731IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VALI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

NSTRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	al
----------------------------	----

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2731IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-May-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2731IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated