

# TLVx170 面向成本敏感型系统的 36V 单电源、抗 EMI 型低功耗运算放大器

## 1 特性

- 电源电压范围：2.7V 至 36V， $\pm 1.35V$  至  $\pm 18V$
- 低噪声：22 nV/ $\sqrt{Hz}$
- 电磁干扰 (EMI) 滤波器和内部射频 (RF)
- 输入范围包括负电源
- 单位增益稳定：200pF 容性负载
- 轨至轨输出
- 增益带宽：1.2MHz
- 低静态电流：每个放大器 125 $\mu A$
- 高共模抑制：110dB
- 低偏置电流：10pA（典型值）

## 2 应用

- 点钞机
- AC-DC 转换器
- 电源模块内的跟踪放大器
- 服务器电源
- 逆变器
- 测试设备
- 电池供电的仪器
- 变频器放大器
- 线路驱动器或线路接收器

## 3 说明

TLVx170 系列抗电磁干扰型 36V 单电源低噪声运算放大器在 1kHz 下的 THD+N 为 0.0002%，能够在 2.7V ( $\pm 1.35V$ ) 至 36V ( $\pm 18V$ ) 的电源电压范围内运行。这些特性结合低噪声和超高电源抑制比 (PSRR) 使得单通道 TLV170、双通道 TLV2170 和四通道 TLV4170 成为毫伏级信号放大的理想选择。TLVx170 系列器件还具有良好的失调电压、温漂和带宽以及低静态电流特性。

大多数运算放大器仅有一个指定的电源电压，TLVx170 系列运算放大器则有所不同，其可在 2.7V 至 36V 的电压范围内额定运行，超过电源轨的输入信号摆幅不会导致反相。TLVx170 系列同时也是单位增益稳定的精密运算放大器，容性负载为 200pF，带宽为 1.2MHz，转换率为 0.4V/ $\mu s$ ，非常适用于电流-电压转换器。

器件输入可在负电源轨以下 100mV 以及正电源轨 2V 之内正常运行，但满轨到轨输入的性能会受到影响。TLVx170 器件的额定运行温度范围为  $-40^{\circ}C$  至  $+125^{\circ}C$ 。


### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TLV170	SOIC (8)	4.90mm × 3.91mm
	SOT-23 (5)	2.90mm × 1.60mm
TLV2170	SOIC (8)	4.90mm × 3.91mm
	VSSOP (8)	3.00mm × 3.00mm
TLV4170	SOIC (14)	8.65mm × 3.91mm
	TSSOP (14)	5.00mm × 4.40mm


(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

### 36V 运算放大器的最小封装

#### Package Footprint Comparison (to Scale)



#### Package Height Comparison (to Scale)



D (SO-8)

DBV (SOT23-5)



## 目录

<b>1</b>	特性 .....	1	7.4	Device Functional Modes.....	20
<b>2</b>	应用 .....	1	<b>8</b>	<b>Application and Implementation .....</b>	<b>21</b>
<b>3</b>	说明 .....	1	8.1	Application Information.....	21
<b>4</b>	修订历史记录 .....	2	8.2	Typical Application .....	21
<b>5</b>	<b>Pin Configuration and Functions .....</b>	<b>4</b>	<b>9</b>	<b>Power Supply Recommendations .....</b>	<b>23</b>
<b>6</b>	<b>Specifications.....</b>	<b>7</b>	<b>10</b>	<b>Layout.....</b>	<b>23</b>
6.1	Absolute Maximum Ratings .....	7	10.1	Layout Guidelines .....	23
6.2	ESD Ratings.....	7	10.2	Layout Example .....	24
6.3	Recommended Operating Conditions.....	7	<b>11</b>	<b>器件和文档支持 .....</b>	<b>25</b>
6.4	Thermal Information: TLV170 .....	8	11.1	器件支持 .....	25
6.5	Thermal Information: TLV2170 .....	8	11.2	文档支持 .....	26
6.6	Thermal Information: TLV4170 .....	8	11.3	相关链接 .....	26
6.7	Electrical Characteristics.....	9	11.4	接收文档更新通知 .....	26
6.8	Typical Characteristics: Table of Graphs .....	10	11.5	社区资源 .....	26
6.9	Typical Characteristics .....	11	11.6	商标 .....	26
<b>7</b>	<b>Detailed Description .....</b>	<b>16</b>	11.7	静电放电警告 .....	26
7.1	Overview .....	16	11.8	术语表 .....	26
7.2	Functional Block Diagram .....	16	<b>12</b>	<b>机械、封装和可订购信息 .....</b>	<b>26</b>
7.3	Feature Description.....	17			

## 4 修订历史记录

### Changes from Original (November 2016) to Revision A



**Page**

- Updated the *Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application* figure..... **18**

**Table 1. Device Comparison**

PART NUMBER	NO OF CHANNELS	PACKAGE-LEAD			
		SOT23-5	D	VSSOP (micro size)	TSSOP
TLV170	1	5	8	—	—
TLV2170	2	—	8	8	—
TLV4170	4	—	14	—	14

## 5 Pin Configuration and Functions




**Pin Functions: TLV170**

NAME	PIN		I/O	DESCRIPTION
	TLV170			
	SOT-23	D		
-IN	4	2	I	Negative (inverting) input
+IN	3	3	I	Positive (noninverting) input
NC <sup>(1)</sup>	—	1, 5, 8	—	No internal connection (can be left floating)
OUT	1	6	O	Output
V-	2	4	—	Negative (lowest) power supply
V+	5	7	—	Positive (highest) power supply


(1) NC indicates no internal connection.

**TLV2170: D and DGK Packages  
8-Pin SOIC and VSSOP  
Top View**



**Pin Functions: TLV2170**

NAME	PIN		I/O	DESCRIPTION
	TLV2170			
	SOIC	VSSOP (micro size)		
-IN A	2	2	I	Inverting input, channel A
-IN B	6	6	I	Inverting input, channel B
+IN A	3	3	I	Noninverting input, channel A
+IN B	5	5	I	Noninverting input, channel B
OUT A	1	1	O	Output, channel A
OUT B	7	7	O	Output, channel B
V-	4	4	—	Negative (lowest) power supply
V+	8	8	—	Positive (highest) power supply

**TLV4170: D and PW Packages  
14-Pin SOIC and TSSOP  
Top View**

**Pin Functions: TLV4170**

PIN			I/O	DESCRIPTION
NAME	SOIC	TSSOP		
-IN A	2	2	I	Inverting input, channel A
-IN B	6	6	I	Inverting input, channel B
-IN C	9	9	I	Inverting input, channel C
-IN D	13	13	I	Inverting input, channel D
+IN A	3	3	I	Noninverting input, channel A
+IN B	5	5	I	Noninverting input, channel B
+IN C	10	10	I	Noninverting input, channel C
+IN D	12	12	I	Noninverting input, channel D
OUT A	1	1	O	Output, channel A
OUT B	7	7	O	Output, channel B
OUT C	8	8	O	Output, channel C
OUT D	14	14	O	Output, channel D
V-	11	11	—	Negative (lowest) power supply
V+	4	4	—	Positive (highest) power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Supply voltage, [(V+) – (V–)]		40	V
	Single-supply voltage		40	
	Signal input pin	(V–) – 0.5	(V+) + 0.5	
Current	Signal input pin	–10	10	mA
	Output short-circuit <sup>(2)</sup>	Continuous		
Temperature	Operating, T <sub>A</sub>	–55	150	°C
	Junction, T <sub>J</sub>		150	
	Storage, T <sub>stg</sub>	–65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage	Supply, V <sub>S</sub> = (V+) – (V–)	2.7	36	V
T <sub>A</sub>	Specified temperature	–40	125	°C
T <sub>A</sub>	Operating temperature	–55	150	°C

### 6.4 Thermal Information: TLV170

THERMAL METRIC <sup>(1)</sup>		TLV170		UNIT
		D (SOIC)	DBV (SOT-23)	
		8 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	149.5	245.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	97.9	133.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.7	83.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	35.5	18.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	89.5	83.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.5 Thermal Information: TLV2170

THERMAL METRIC <sup>(1)</sup>		TLV2170		UNIT
		D (SOIC)	DGK (VSSOP)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	134.3	180	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.1	55	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	130	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	18.2	5.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	53.8	120	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.6 Thermal Information: TLV4170

THERMAL METRIC <sup>(1)</sup>		TLV4170		UNIT
		D (SOIC)	PW (TSSOP)	
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	106.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.8	24.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	59.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	13.5	0.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	42.2	54.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	—	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.7 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>						
$V_{OS}$	Input offset voltage	$T_A = 25^\circ\text{C}$		0.5	$\pm 2.5$	mV
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 2.7$	
$dV_{OS}/dT$	Input offset voltage drift	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 2$		$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	$V_S = 4\text{ V}$ to $36\text{ V}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	90	105		dB
	Channel separation, dc			5		$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b>						
$I_B$	Input bias current	$T_A = 25^\circ\text{C}$		$\pm 10$		pA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 1$		nA
$I_{OS}$	Input offset current	$T_A = 25^\circ\text{C}$		$\pm 10$		pA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 50$		
<b>NOISE</b>						
	Input voltage noise	$f = 0.1\text{ Hz}$ to $10\text{ Hz}$		2		$\mu\text{V}_{PP}$
$e_n$	Input voltage noise density	$f = 100\text{ Hz}$		27		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$		22		
<b>INPUT VOLTAGE</b>						
$V_{CM}$	Common-mode voltage range <sup>(1)</sup>		$(V-) - 0.1$		$(V+) - 2$	V
CMRR	Common-mode rejection ratio	$V_S = \pm 2\text{ V}$ , $(V-) - 0.1\text{ V} < V_{CM} < (V+) - 2\text{ V}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		100		dB
		$V_S = \pm 18\text{ V}$ , $(V-) - 0.1\text{ V} < V_{CM} < (V+) - 2\text{ V}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	95	110		
<b>INPUT IMPEDANCE</b>						
	Differential			$100 \parallel 3$		$\text{M}\Omega \parallel \text{pF}$
	Common-mode			$6 \parallel 3$		$10^{12}\ \Omega \parallel \text{pF}$
<b>OPEN-LOOP GAIN</b>						
$A_{OL}$	Open-loop voltage gain	$V_S = 36\text{ V}$ , $(V-) + 0.35\text{ V} < V_O < (V+) - 0.35\text{ V}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	94	130		dB
<b>FREQUENCY RESPONSE</b>						
GBP	Gain bandwidth product			1.2		MHz
SR	Slew rate	$G = +1$		0.4		$\text{V}/\mu\text{s}$
$t_s$	Settling time	To 0.1%, $V_S = \pm 18\text{ V}$ , $G = +1$ , 10-V step		20		$\mu\text{s}$
		To 0.01% (12-bit), $V_S = \pm 18\text{ V}$ , $G = +1$ , 10-V step		28		
THD+N	Total harmonic distortion + noise	$G = +1$ , $f = 1\text{ kHz}$ , $V_O = 3\text{ V}_{RMS}$		0.0002%		
<b>OUTPUT</b>						
$V_O$	Voltage output swing from rail	$V_S = \pm 18\text{ V}$ , $R_L = 10\text{ k}\Omega$ ; $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$(V-) + 0.2$		$(V+) - 0.3$	V
		$R_L = 10\text{ k}\Omega$ , $A_{OL} \geq 94\text{ dB}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$(V-) + 0.35$		$(V+) - 0.35$	
$I_{SC}$	Short-circuit current		-20		17	mA
$C_{LOAD}$	Capacitive load drive		See <a href="#">Typical Characteristics: Table of Graphs</a>			pF
$R_O$	Open-loop output resistance	$f = 1\text{ MHz}$ , $I_O = 0\text{ A}$		900		$\Omega$
<b>POWER SUPPLY</b>						
$V_S$	Specified voltage range		2.7		36	V
$I_Q$	Quiescent current per amplifier	$I_O = 0\text{ A}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		125	175	$\mu\text{A}$

(1) The input range can be extended beyond  $(V+) - 2\text{ V}$  up to  $V+$ . See the [Typical Characteristics: Table of Graphs](#) and [Application and Implementation](#) sections for additional information.







## 6.8 Typical Characteristics: Table of Graphs

at  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$  (unless otherwise noted)

**表 2. Characteristic Performance Measurements**

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	<a href="#">图 1</a>
Offset Voltage vs Common-Mode Voltage	<a href="#">图 2</a>
Offset Voltage vs Common-Mode Voltage (Upper Stage)	<a href="#">图 3</a>
Input Bias Current vs Temperature	<a href="#">图 4</a>
Output Voltage Swing vs Output Current (Maximum Supply)	<a href="#">图 5</a>
CMRR and PSRR vs Frequency (Referred-to-Input)	<a href="#">图 6</a>
0.1-Hz to 10-Hz Noise	<a href="#">图 7</a>
Input Voltage Noise Spectral Density vs Frequency	<a href="#">图 8</a>
Quiescent Current vs Supply Voltage	<a href="#">图 9</a>
Open-Loop Gain and Phase vs Frequency	<a href="#">图 10</a>
Closed-Loop Gain vs Frequency	<a href="#">图 11</a>
Open-Loop Gain vs Temperature	<a href="#">图 12</a>
Open-Loop Output Impedance vs Frequency	<a href="#">图 13</a>
Small-Signal Overshoot vs Capacitive Load	<a href="#">图 14</a> , <a href="#">图 15</a>
No Phase Reversal	<a href="#">图 16</a>
Small-Signal Step Response (100 mV)	<a href="#">图 17</a> , <a href="#">图 18</a>
Large-Signal Step Response	<a href="#">图 19</a> , <a href="#">图 20</a>
Large-Signal Settling Time	<a href="#">图 21</a> , <a href="#">图 22</a>
Short-Circuit Current vs Temperature	<a href="#">图 23</a>
Maximum Output Voltage vs Frequency	<a href="#">图 24</a>
EMIRR IN+ vs Frequency	<a href="#">图 25</a>

### 6.9 Typical Characteristics



Typical Characteristics (接下页)




图 7. 0.1-Hz to 10-Hz Noise




图 8. Input Voltage Noise Spectral Density vs Frequency




图 9. Quiescent Current vs Supply Voltage




图 10. Open-Loop Gain and Phase vs Frequency




图 11. Closed-Loop Gain vs Frequency











图 12. Open-Loop Gain vs Temperature

Typical Characteristics (接下页)




Typical Characteristics (接下页)




Time (50  $\mu$ s/div)  
G = +1,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$  G030

图 19. Large-Signal Step Response




Time (50  $\mu$ s/div)  
G = -1,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$  G031

图 20. Large-Signal Step Response



10-V positive step, G = +1  
G032

图 21. Large-Signal Settling Time



10-V negative step, G = -1  
G033

图 22. Large-Signal Settling Time




图 23. Short-Circuit Current vs Temperature





图 24. Maximum Output Voltage vs Frequency

Typical Characteristics (接下页)




## 7 Detailed Description

### 7.1 Overview

The TLVx170 family of op amps provides high overall performance, making the devices ideal for many general-purpose applications. The excellent offset drift of only  $2 \mu\text{V}/^\circ\text{C}$  provides excellent stability over the entire temperature range. In addition, the family offers very good overall performance with high CMRR, PSRR, and  $A_{OL}$ .

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Operating Characteristics

The TLVx170 family of amplifiers is specified for operation from 2.7 V to 36 V ( $\pm 1.35$  V to  $\pm 18$  V). Many of the specifications apply from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics: Table of Graphs](#) section.

### 7.3.2 Phase-Reversal Protection

The TLVx170 family has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the TLVx170 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in [Figure 26](#).





图 26. No Phase Reversal

### 7.3.3 Electrical Overstress

Designers often ask questions about the capability of an op amp to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits for protection from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. [Figure 27](#) illustrates the ESD circuits contained in the TLVx170 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the op amp. This protection circuitry is intended to remain inactive during normal circuit operation.

**Feature Description (接下页)**


**图 27. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application**

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the op amp core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the TLVx170 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the op amp connects into a circuit, as shown in [图 27](#), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances can arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

[图 27](#) shows a specific example where the input voltage ( $V_{IN}$ ) exceeds the positive supply voltage ( $V+$ ) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If  $V+$  can sink the current, then one of the upper input steering diodes conducts and directs current to  $V+$ . Excessively high current levels can flow with increasingly higher  $V_{IN}$ . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  can begin sourcing current to the op amp and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the op amp absolute maximum ratings.

## Feature Description (接下页)



Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies ( $V+$  or  $V-$ ) are at 0 V. Again, this question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the op amp current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see 图 27. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The TLVx170 input pins are protected from excessive differential voltage with back-to-back diodes; see 图 27. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or  $G = 1$  circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the input signal current. This input series resistor degrades the low-noise performance of the TLVx170. 图 27 illustrates an example configuration that implements a current-limiting feedback resistor.

### 7.3.4 Capacitive Load and Stability

The dynamic characteristics of the TLVx170 are optimized for common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example,  $R_{OUT}$  equal to 50  $\Omega$ ) in series with the output. 图 28 and 图 29 show graphs of small-signal overshoot versus capacitive load for several values of  $R_{OUT}$ . Also, see the [Feedback Plots Define Op Amp AC Performance](#) application report for details of analysis techniques and application circuits.



## 7.4 Device Functional Modes

### 7.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the TLVx170 family extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in [表 3](#).

**表 3. Typical Performance for Common-Mode Voltages Within 2 V of the Positive Supply**

PARAMETER	MIN	TYP	MAX	UNIT
Input common-mode voltage	(V+) – 2		(V+) + 0.1	V
Offset voltage		7		mV
Offset voltage vs temperature		12		$\mu\text{V}/^\circ\text{C}$
Common-mode rejection ratio		65		dB
Open-loop gain		60		dB
Gain-bandwidth product		0.3		MHz
Slew rate		0.3		V/ $\mu\text{s}$

### 7.4.2 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from the saturated state to the linear state. The output devices of the op amp enter the saturation region when the output voltage exceeds the rated operating voltage, either resulting from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices need time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLVx170 is approximately 2  $\mu\text{s}$ .

## 8 Application and Implementation

### 注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TLVx170 family of op amps provides high overall performance in a large number of general-purpose applications. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1- $\mu\text{F}$  capacitors are adequate. Follow the additional recommendations in the [Layout Guidelines](#) section in order to achieve the maximum performance from this device. Many applications can introduce capacitive loading to the output of the amplifier (potentially causing instability). One method of stabilizing the amplifier in such applications is to add an isolation resistor between the amplifier output and the capacitive load. The design process for selecting this resistor is given in the [Typical Application](#) section.

### 8.2 Typical Application

This circuit can be used to drive capacitive loads (such as cable shields, reference buffers, MOSFET gates, and diodes). The circuit uses an isolation resistor ( $R_{\text{ISO}}$ ) to stabilize the output of an op amp.  $R_{\text{ISO}}$  modifies the open-loop gain of the system to ensure the circuit has sufficient phase margin.



Copyright © 2016, Texas Instruments Incorporated

图 30. Unity-Gain Buffer With  $R_{\text{ISO}}$  Stability Compensation

#### 8.2.1 Design Requirements

The design requirements are:

- Supply voltage: 30 V ( $\pm 15$  V)
- Capacitive loads: 100 pF, 1000 pF, 0.01  $\mu\text{F}$ , 0.1  $\mu\text{F}$ , and 1  $\mu\text{F}$
- Phase margin: 45° and 60°

#### 8.2.2 Detailed Design Procedure

图 30 shows a unity-gain buffer driving a capacitive load. 公式 1 shows the transfer function for the circuit in 图 30. Not shown in 图 30 is the open-loop output resistance of the op amp,  $R_o$ .

$$T(s) = \frac{1 + C_{\text{LOAD}} \times R_{\text{ISO}} \times s}{1 + (R_o + R_{\text{ISO}}) \times C_{\text{LOAD}} \times s} \quad (1)$$

The transfer function in 公式 1 has a pole and a zero. The frequency of the pole ( $f_p$ ) is determined by  $(R_o + R_{\text{ISO}})$  and  $C_{\text{LOAD}}$ . Components  $R_{\text{ISO}}$  and  $C_{\text{LOAD}}$  determine the frequency of the zero ( $f_z$ ). A stable system is obtained by selecting  $R_{\text{ISO}}$  such that the rate of closure (ROC) between the open-loop gain ( $A_{\text{OL}}$ ) and  $1/\beta$  is 20 dB per decade; see 图 31. The  $1/\beta$  curve for a unity-gain buffer is 0 dB.

Typical Application (接下页)




图 31. T1PD128 Unity-Gain Amplifier With Riso Compensation

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of  $R_o$ . In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and ac gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. 表 4 shows the overshoot percentage and ac gain peaking that correspond to phase margins of  $45^\circ$  and  $60^\circ$ . For more details on this design and other alternative devices that can be used in place of the TLV170, see the [Capacitive Load Drive Solution Using an Isolation Resistor](#) precision design.

表 4. Phase Margin versus Overshoot and AC Gain Peaking

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING
$45^\circ$	23.3%	2.35 dB
$60^\circ$	8.8%	0.28 dB

8.2.3 Application Curve

Using the described methodology, the values of  $R_{iso}$  that yield phase margins of  $45^\circ$  and  $60^\circ$  for various capacitive loads were determined. The results are shown in 图 32.




图 32. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin

## 9 Power Supply Recommendations

The TLVx170 is specified for operation from 2.7 V to 36 V ( $\pm 1.35$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics: Table of Graphs](#) section.

### CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the [Absolute Maximum Ratings](#).

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the [Layout](#) section.


## 10 Layout

### 10.1 Layout Guidelines


For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in [Figure 34](#), keeping  $R_F$  and  $R_G$  close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

## 10.2 Layout Example



**图 33. Schematic Representation**



**图 34. Op Amp Board Layout for a Noninverting Configuration**

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 开发支持

##### 11.1.1.1 TINA-TI™ (免费软件下载)

TINA-TI™ 是一款基于 SPICE 引擎的电路仿真程序，简单易用并且功能强大。TINA-TI™ 是 TINA-TI™ 软件的一款免费全功能版本，除了一系列无源和有源模型外，此版本软件还预先载入了一个宏模型库。TINA-TI™ 提供所有传统的 SPICE 直流、瞬态和频域分析，以及其他设计功能。

TINA-TI™ 提供全面的后处理能力，便于用户以多种方式获得结果，用户可从 Analog eLab Design Center (模拟电子实验室设计中心) [免费下载](#)。虚拟仪器提供选择输入波形和探测电路节点、电压以及波形的功能，从而构建一个动态的快速入门工具。

---

#### 注

这些文件需要安装 TINA 软件 (由 DesignSoft™ 提供) 或者 TINA-TI™ 软件。请下载 [TINA-TI™ 文件夹](#) 中的免费 TINA-TI™ 软件。

---

##### 11.1.1.2 DIP 适配器 EVM

**DIP 适配器 EVM** 工具为小型表面贴装器件的原型设计提供了一种简易的低成本方法。评估工具使用以下 TI 封装: D 或 U (SOIC-8)、PW (TSSOP-8)、DGK (VSSOP-8)、DBV (SOT23-6、SOT23-5 和 SOT23-3)、DCK (SC70-6 和 SC70-5) 以及 DRL (SOT563-6)。DIP 适配器 EVM 也可搭配引脚排使用，或者直接与现有电路相连。

##### 11.1.1.3 通用运放 EVM

**通用运放 EVM** 是一系列通用空白电路板，可简化采用各种器件封装类型的电路板原型设计。借助评估模块电路板设计，可以轻松快速地构造多种不同电路。共有 5 个模型可供选用，每个模型都对应一种特定封装类型。支持 PDIP、SOIC、VSSOP、TSSOP 和 SOT23 封装。

---

#### 注

这些电路板均为空白电路板，用户必须自行提供相关器件。TI 建议您在订购通用运放 EVM 时申请几个运放器件样品。

---

##### 11.1.1.4 TI 高精度设计

TI 高精度设计是由 TI 公司高精度模拟应用专家创建的模拟解决方案，提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。TI 高精度设计可从 [www.ti.com/ww/en/analog/precision-designs/](http://www.ti.com/ww/en/analog/precision-designs/) 在线获取。

##### 11.1.1.5 WEBENCH® 滤波器设计器

**WEBENCH® 滤波器设计器** 是一款简单、功能强大且便于使用的有源滤波器设计程序。借助 WEBENCH® 滤波器设计器，您可以使用一系列 TI 运算放大器和 TI 供应商合作伙伴提供的无源组件来构建最佳滤波器设计方案。

WEBENCH® 设计中心以基于网络的工具形式提供 WEBENCH® 滤波器设计器。用户通过该工具可在短时间内完成多级有源滤波器解决方案的设计、优化和仿真。

## 11.2 文档支持

### 11.2.1 相关文档

请参阅如下相关文档：

[《反馈曲线图定义运算放大器交流性能》](#)（文献编号：SBOA015）

## 11.3 相关链接

表 5 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 5. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
TLV170	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
TLV2170	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
TLV4170	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

## 11.4 接收文档更新通知

如需接收文档更新通知，请访问 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的“通知我”进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 11.5 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

## 11.6 商标

TINA-TI, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

DesignSoft is a trademark of DesignSoft, Inc.

## 11.7 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

## 11.8 术语表

**SLYZ022** — *TI* 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TLV170IDBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	14QT
TLV170IDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14QT
TLV170IDBVRG4.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	14QT
<a href="#">TLV170IDBVT</a>	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	14QT
TLV170IDBVT.A	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14QT
<a href="#">TLV170IDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV170
TLV170IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV170
TLV170IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV170
<a href="#">TLV2170IDGKR</a>	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	14NV
TLV2170IDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14NV
TLV2170IDGKRG4	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14NV
TLV2170IDGKRG4.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14NV
<a href="#">TLV2170IDGKT</a>	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   SN   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	14NV
TLV2170IDGKT.A	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14NV
<a href="#">TLV2170IDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2170
TLV2170IDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2170
TLV2170IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2170
TLV2170IDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2170
TLV2170IDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2170
TLV2170IDRG4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL2170
<a href="#">TLV4170ID</a>	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4170
TLV4170ID.A	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4170
<a href="#">TLV4170IDR</a>	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4170
TLV4170IDR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4170
TLV4170IDR.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	TLV4170
<a href="#">TLV4170IPWR</a>	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4170
TLV4170IPWR.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4170
TLV4170IPWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4170

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TLV4170IPWRG4	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4170
TLV4170IPWRG4.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4170
TLV4170IPWRG4.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV4170

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV170IDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV170IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV170IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV170IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2170IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2170IDGKRG4	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2170IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2170IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2170IDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4170IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV4170IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV4170IPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV170IDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV170IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV170IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV170IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV2170IDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV2170IDGKRG4	VSSOP	DGK	8	2500	353.0	353.0	32.0
TLV2170IDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
TLV2170IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV2170IDRG4	SOIC	D	8	2500	353.0	353.0	32.0
TLV4170IDR	SOIC	D	14	2500	353.0	353.0	32.0
TLV4170IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TLV4170IPWRG4	TSSOP	PW	14	2000	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TLV4170ID	D	SOIC	14	50	506.6	8	3940	4.32
TLV4170ID.A	D	SOIC	14	50	506.6	8	3940	4.32

# DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# DGK0008A



# PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



# D0014A

# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

# EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4220202/B 12/2023

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月