









TMUX1121, TMUX1122, TMUX1123

ZHCSK59B AUGUST 2019 - REVISED FEBRUARY 2024

TMUX112x 5V、低泄漏电流、1:1 (SPST)、2 通道精密开关

1 特性

宽电源电压范围: 1.08V 至 5.5V

低漏电流:3pA 低电荷注入:-1.5pC 低导通电阻: 1.9Ω

- 40°C 至 +125°C 工作温度

兼容 1.8V 逻辑电平

失效防护逻辑

轨到轨运行

双向信号路径

先断后合开关

ESD 保护 HBM: 2000V

2 应用

- 采样保持电路
- 反馈增益开关
- 信号隔离
- 现场发送器
- 可编程逻辑控制器 (PLC)
- 工厂自动化和控制
- 超声波扫描仪
- 患者监护和诊断
- 心电图 (ECG)
- 数据采集系统 (DAQ)
- 半导体测试设备
- 电池测试设备
- 仪表:实验室、分析、便携
- 超声波智能仪表:水表和燃气表
- 光纤网络
- 光学测试设备

3 说明

TMUX1121、TMUX1122 和 TMUX1123 是精密互补金 属氧化物半导体 (CMOS) 器件,具有两个独立可选 1:1、单极单投 (SPST) 开关。1.08V 至 5.5V 的宽工作 电源电压范围使其适用于从医疗设备到工业系统的各种 应用。该器件可在源极 (Sx) 和漏极 (Dx) 引脚上支持从 GND 到 V_{DD} 范围的双向模拟和数字信号。

TMUX1121 的开关可在恰当的逻辑控制输入下通过逻 辑 1 打开,而要打开 TMUX1122 中的开关,则需逻辑 0。TMUX1123的两个通道分别支持逻辑 1 和逻辑 0。 TMUX1123 具有先断后合开关,因此该器件可用于交 叉点开关应用。


TMUX112x 器件是精密开关和多路复用器器件系列中 的一部分。此类器件具有非常低的导通和关断漏电流以 及较低的电荷注入,因此可用于高精度测量应用。7nA 的低电源电流和


小型封装选项使其可用于便携式应用。


器件信息

器件型号(1)	控制逻辑(1)	封装 ⁽²⁾
TMUX1121 TMUX1122 TMUX1123	高电平有效 低电平有效 混合	DGK (VSSOP,8)

- 请参阅器件比较 (1)
- 如需更多信息,请参阅节 12







TMUX112x 方框图



Table of Contents

1 特性1	7.8 Channel-to-Channel Crosstalk	17
2 应用	7.9 Bandwidth	18
- <u>~_,~</u> 3 说明	8 Detailed Description	19
4 Device Comparison Table2	8.1 Overview	19
5 Pin Configuration and Functions3	8.2 Functional Block Diagram	19
6 Specifications4	8.3 Feature Description	19
6.1 Absolute Maximum Ratings4	8.4 Device Functional Modes	<mark>2</mark> 1
6.2 ESD Ratings4	9 Application and Implementation	22
6.3 Recommended Operating Conditions4	9.1 Application Information	22
6.4 Thermal Information5	9.2 Typical Application - Sample-and-Hold Circuit	22
6.5 Electrical Characteristics (V _{DD} = 5V ±10 %)	9.3 Typical Application - Switched Gain Amplifier	<mark>2</mark> 4
6.6 Electrical Characteristics (V _{DD} = 3.3V ±10 %)	9.4 Power Supply Recommendations	26
6.7 Electrical Characteristics (V _{DD} = 1.8V ±10 %)8	9.5 Layout	
6.8 Electrical Characteristics (V _{DD} = 1.2V ±10 %)9	10 Device and Documentation Support	
6.9 Typical Characteristics11	10.1 Documentation Support	28
7 Parameter Measurement Information14	10.2 接收文档更新通知	28
7.1 On-Resistance	10.3 支持资源	28
7.2 Off-Leakage Current14	10.4 Trademarks	28
7.3 On-Leakage Current	10.5 静电放电警告	28
7.4 Transition time	10.6 术语表	28
7.5 Break-Before-Make16	11 Revision History	
7.6 Charge Injection	12 Mechanical, Packaging, and Orderable	
7.7 Off Isolation17	Information	29

4 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX1121	Low-Leakage-Current, 1:1 (SPST), 2-Channel Precision Switches (Active High)
TMUX1122	Low-Leakage-Current, 1:1 (SPST), 2-Channel Precision Switches (Active Low)
TMUX1123	Low-Leakage-Current, 1:1 (SPST), 2-Channel Precision Switches (Active High + Active Low)



5 Pin Configuration and Functions




图 5-1. DGK Package, 8-Pin VSSOP (Top View)

表 5-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
NAME	NO.	ITPE	DESCRIPTION.
S1	1	I/O	Source pin 1. Can be an input or output.
D1	2	I/O	Drain pin 1. Can be an input or output.
SEL2	3	I	Logic control select pin 2. Controls channel 2 state as shown in Truth Tables.
GND	4	Р	Ground (0V) reference
S2	5	I/O	Source pin 2. Can be an input or output.
D2	6	I/O	Drain pin 2. Can be an input or output.
SEL1	7	I	Logic control select pin 1. Controls channel 1 state as shown in Truth Tables.
V _{DD}	8	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1µF to 10µF between V _{DD} and GND.

⁽¹⁾ I = input, O = output, I/O = input and output, P = power

⁽²⁾ Refer to 节 8.4 for what to do with unused pins

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	- 0.5	6	V
V _{SEL}	Logic control input pin voltage (SELx)	- 0.5	6	V
I _{SEL}	Logic control input pin current (SELx)	- 30	30	mA
V _S or V _D	Source or drain voltage (Sx, Dx)	- 0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)	I _{DC} ± 10% ⁽⁴⁾	I _{DC} ± 10% ⁽⁴⁾	mA
I _S or I _{D (PEAK)}	Source and drain peak current: (1ms period max, 10% duty cycle maximum) (Sx, D)	I _{peak} ± 10 % ⁽⁴⁾	I _{peak} ± 10% ⁽⁴⁾	mA
T _{stg}	Storage temperature	- 65	150	°C
P _{tot}	Total power dissipation ⁽⁵⁾		300	mW
TJ	Junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) Refer to Recommended Operating Conditions for I_{DC} and I_{peak} ratings
- (5) For DGK (VSSOP) package: Ptot derates linearly above TA=88°C by 4.87mW/°C

6.2 ESD Ratings

			VALUE	UNIT
V	Electroctatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{DD}	Positive power supply voltage		1.08		5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pins:	Sx, Dx)	0		V_{DD}	V
V _{SEL}	Logic control input pin voltage (SELx)		0		5.5	V
T _A	Ambient temperature		- 40		125	°C
		Tj = 25°C		150		mA
	Signal path continuous current (source or drain pins:	Tj = 85°C		120		mA
IDC	Sx, Dx)	Tj = 125°C		60		mA
		Tj = 130°C		50		mA
		Tj = 25°C		300		mA
	eak	Tj = 85°C		300		mA
I _{peak}		Tj = 125°C		180		mA
		Tj = 130°C		160		mA



6.4 Thermal Information

		TMUX1121 / TMUX1122 / TMUX1123	
$\begin{array}{ccc} & & & & & & & \\ \textbf{R}_{\thetaJC(top)} & & & & & & \\ \textbf{Junction-to-case (top) thermal resistance} & & & \\ \textbf{R}_{\thetaJB} & & & & & & \\ \textbf{Junction-to-board thermal resistance} & & & \\ \textbf{\Psi}_{JT} & & & & & & \\ \textbf{Junction-to-top characterization parameter} & & \\ \textbf{\Psi}_{JB} & & & & & \\ \textbf{Junction-to-board characterization parameter} & & \\ \end{array}$	DGK (VSSOP)	UNIT	
		8 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	205.5	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	91.7	°C/W
R _{θ JB}	Junction-to-board thermal resistance	127.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	25.9	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	125.3	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics (V_{DD} = 5V ±10 %)

at $T_A = 25^{\circ}C$, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH		•				
		$V_S = 0V \text{ to } V_{DD}$	25°C		1.9	4	Ω
R _{ON}	On-resistance	$I_{SD} = 10mA$	- 40°C to +85°C			4.5	Ω
		Refer to 节 7.1	- 40°C to +125°C			4.9	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.13		Ω
ΔR_{ON}	On-resistance matching between channels	$I_{SD} = 10 \text{mA}$	- 40°C to +85°C			0.4	Ω
	STATITOIS .	Refer to 节 7.1	- 40°C to +125°C			0.5	Ω
		V _S = 0V to V _{DD}	25°C		0.85		Ω
R _{ON} FLAT	On-resistance flatness	$I_{SD} = 10 \text{mA}$	- 40°C to +85°C			1.6	Ω
FLAI		Refer to 节 7.1	- 40°C to +125°C			1.6	Ω
	Source off leakage current ⁽¹⁾	V _{DD} = 5V	25°C	- 0.08	±0.003	0.08	nA
le(OFF)		Switch Off $V_D = 4.5V / 1.5V$ $V_S = 1.5V / 4.5V$ Refer to $†$ 7.2	- 40°C to +85°C	- 0.3		0.3	nA
I _{S(OFF)}			- 40°C to +125°C	- 0.9		0.9	nA
		V_{DD} = 5V Switch Off V_{D} = 4.5V / 1.5V V_{S} = 1.5V / 4.5V Refer to \dagger 7.2	25°C	- 0.08	±0.003	0.08	nΑ
I _{D(OFF)}	Drain off leakage current ⁽¹⁾		- 40°C to +85°C	- 0.3		0.3	nA
·D(OFF)			- 40°C to +125°C	- 0.9		0.9	nA
		V _{DD} = 5V Switch On V _D = V _S = 4.5V / 1.5V	25°C	- 0.1	±0.003	0.1	nΑ
$I_{D(ON)}$ $I_{S(ON)}$	Channel on leakage current		- 40°C to +85°C	- 0.35		0.35	nΑ
·3(ON)		Refer to 节 7.3	- 40°C to +125°C	- 2		2	nA
LOGIC	INPUTS (SELx)		-				
V _{IH}	Input logic high		- 40°C to +125°C	1.49		5.5	V
V _{IL}	Input logic low		- 40°C to +125°C	0		0.87	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		- 40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		- 40°C to +125°C			2	pF



6.5 Electrical Characteristics (V_{DD} = 5V ±10 %) (续)

at $T_A = 25$ °C, $V_{DD} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP	MAX	UNIT
POWE	R SUPPLY					
	V	L - via invento - 0) / - v 5 5) /	25°C	0.007		μA
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	- 40°C to +125°C		1	μA
DYNAN	IIC CHARACTERISTICS		,			
		V _S = 3V	25°C	12		ns
t_{TRAN}	Transition time between channels	$R_L = 200\Omega$, $C_L = 15pF$	- 40°C to +85°C		17	ns
		Refer to 节 7.4	- 40°C to +125°C		18	ns
		V _S = 3V	25°C	8		ns
t _{OPEN} (BBM)	Break before make time (TMUX1123 Only)	$R_L = 200\Omega$, $C_L = 15pF$	- 40°C to +85°C	1		ns
(BBM)	(TMOXT120 OTM)	Refer to 节 7.5	- 40°C to +125°C	1		ns
Q _C	Charge Injection	V_S = 1V R_S = 0Ω, C_L = 1nF Refer to \dagger 7.6	25°C	- 1.5		рС
		R_L = 50Ω, C_L = 5pF f = 1MHz Refer to \dagger 7.7	25°C	- 62		dB
O _{ISO}	Off Isolation	R_L = 50Ω, C_L = 5pF f = 10MHz Refer to \ddagger 7.7	25°C	- 40		dB
V	Connectable	R_L = 50Ω, C_L = 5pF f = 1MHz Refer to \ddagger 7.8	25°C	- 100		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5pF f = 10MHz Refer to 节 7.8	25°C	- 90		dB
BW	Bandwidth	R _L = 50Ω, C _L = 5pF Refer to \dagger 7.9	25°C	300		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C	6		pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C	10		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C	18		pF

⁽¹⁾ When V_S is 4.5V, V_D is 1.5V or when V_S is 1.5V, V_D is 4.5V.

6.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %)

at $T_A = 25$ °C, $V_{DD} = 3.3V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT			
ANALO	G SWITCH				27 00					
		$V_S = 0V \text{ to } V_{DD}$	25°C		3.7	8.8	Ω			
R_{ON}	On-resistance	I _{SD} = 10mA	- 40°C to +85°C			9.5	Ω			
		Refer to 节 7.1	- 40°C to +125°C			9.8	Ω			
	On-resistance matching between channels	$V_S = 0V \text{ to } V_{DD}$ $I_{SD} = 10\text{mA}$ Refer to \dagger 7.1	25°C		0.13		Ω			
ΔR_{ON}			- 40°C to +85°C			0.4	Ω			
	Giamois		- 40°C to +125°C			0.5	Ω			
		$V_S = 0V \text{ to } V_{DD}$ $I_{SD} = 10\text{mA}$ Refer to \dagger 7.1	25°C		1.9		Ω			
R _{ON}	On-resistance flatness		- 40°C to +85°C		2		Ω			
FLAT			- 40°C to +125°C		2.2		Ω			



6.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %) (续)

at T_A = 25°C, V_{DD} = 3.3V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _{DD} = 3.3V	25°C	- 0.05	±0.001	0.05	nA
lovore)	Source off leakage current ⁽¹⁾	Switch Off V _D = 3V / 1V	- 40°C to +85°C	- 0.2		0.2	nA
I _{S(OFF)}	Source on loanage outron.	V _S = 1V / 3V Refer to 节 7.2	- 40°C to +125°C	- 0.9		0.9	nA
		V _{DD} = 3.3V	25°C	- 0.05	±0.001	0.05	nA
ln/oss	Drain off leakage current ⁽¹⁾	Switch Off V _D = 3V / 1V	- 40°C to +85°C	- 0.2		0.2	nA
I _{D(OFF)}	Brain on leakage current	V _S = 1V / 3V Refer to 节 7.2	- 40°C to +125°C	- 0.9		0.9	nA
		V _{DD} = 3.3V	25°C	- 0.1	±0.003	0.1	nA
I _{D(ON)}	Channel on leakage current	Switch On V _D = V _S = 3V / 1V	- 40°C to +85°C	- 0.35		0.35	nA
I _{S(ON)}		Refer to 节 7.3	- 40°C to +125°C	- 2		2	nA
LOGIC	INPUTS (SELx)						
V _{IH}	Input logic high		- 40°C to +125°C	1.35		5.5	V
V _{IL}	Input logic low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		- 40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		- 40°C to +125°C			2	pF
POWER	SUPPLY						
1	V aupply aurrent	Logic inputs = 0\/ or 5 5\/	25°C		0.004		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	- 40°C to +125°C			1	μΑ
DYNAM	MIC CHARACTERISTICS						
		V_S = 2V R_L = 200Ω, C_L = 15pF Refer to \dagger 7.4	25°C		14		ns
t _{TRAN}	Transition time between channels		- 40°C to +85°C			20	ns
			- 40°C to +125°C			22	ns
		V _S = 2V	25°C		9		ns
t _{OPEN} (BBM)	Break before make time (TMUX1123 Only)	$R_L = 200\Omega$, $C_L = 15pF$	- 40°C to +85°C	1		0.05 0.2 0.9 0.05 0.2 0.9 0.1 0.35 2 5.5 0.8 ±0.05	ns
(DDIVI)	(Time/CT125 GTilly)	Refer to 节 7.5	- 40°C to +125°C	1			ns
Q _C	Charge Injection	V_S = 1V R_S = 0Ω, C_L = 1nF Refer to \dagger 7.6	25°C		- 1.5		рС
0	Off Including	R_L = 50Ω, C_L = 5pF f = 1MHz Refer to \ddagger 7.7	25°C		- 62		dB
O _{ISO}	Off Isolation	R_L = 50Ω, C_L = 5pF f = 10MHz Refer to \ddagger 7.7	25°C		- 40		dB
Y	Crosstalk	R_L = 50Ω, C_L = 5pF f = 1MHz Refer to \dagger 7.8	25°C		- 100		dB
X _{TALK}	Ciossiair	R_L = 50Ω, C_L = 5pF f = 10MHz Refer to \ddagger 7.8	25°C		- 90		dB
BW	Bandwidth	R _L = 50Ω , C _L = $5pF$ Refer to $†$ 7.9	25°C		300		MHz
	1	1	-				

6.6 Electrical Characteristics (V_{DD} = 3.3V ±10 %) (续)

at $T_A = 25$ °C, $V_{DD} = 3.3V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN TYP MAX	UNIT
C _{SOFF}	Source off capacitance	f = 1MHz	25°C	6	pF
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C	10	pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C	18	pF

⁽¹⁾ When V_S is 3V, V_D is 1V or when V_S is 1V, V_D is 3V.

6.7 Electrical Characteristics (V_{DD} = 1.8V ±10 %)

at T_A = 25°C, V_{DD} = 1.8V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	TA MIN TYP MA			
ANALO	G SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		40		Ω
R _{ON}	On-resistance	I _{SD} = 10mA	- 40°C to +85°C			80	Ω
		Refer to 节 7.1	- 40°C to +125°C			80	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.4		Ω
ΔR_{ON}	On-resistance matching between	$I_{SD} = 10 \text{mA}$	- 40°C to +85°C			1.5	Ω
channels	Refer to 节 7.1	- 40°C to +125°C			1.5	Ω	
	V _{DD} = 1.98V	25°C	- 0.05	±0.001	0.05	nA	
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off V _D = 1.62 V / 1V	- 40°C to +85°C	- 0.2		0.2	nA
·3(OFF)		V _S = 1V / 1.62 V Refer to 节 7.2	- 40°C to +125°C	- 0.9		0.9	nA
		V _{DD} = 1.98V	25°C	- 0.05	±0.001	0.05	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch Off V _D = 1.62 V / 1V	- 40°C to +85°C	- 0.2		0.2	nA
ID(OFF) Drain on leakage current	V _S = 1V / 1.62 V Refer to 节 7.2	- 40°C to +125°C	- 0.9		0.9	nA	
		V _{DD} = 1.98V	25°C	- 0.1	±0.003	0.1	nA
$I_{D(ON)}$ $I_{S(ON)}$	Channel on leakage current	Switch On $V_D = V_S = 1.62 \text{ V} / 1 \text{V}$	- 40°C to +85°C	- 0.35		0.35	nA
·5(ON)		Refer to 节 7.3	- 40°C to +125°C	- 2		2	nA
LOGIC	INPUTS (SELx)		-				
V _{IH}	Input logic high		- 40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		- 40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μA
I _{IH} I _{IL}	Input leakage current		- 40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		- 40°C to +125°C			2	pF
POWER	SUPPLY		•				
I	V _{DD} supply current	Logic inputs = 0V or 5.5V	25°C		0.001		μΑ
I _{DD}	V _{DD} supply current	Logic iliputs – 0 v oi 3.3 v	- 40°C to +125°C			0.85	μΑ
DYNAM	IIC CHARACTERISTICS						
	V _S = 1V	25°C		25		ns	
t _{TRAN}	Transition time between channels	$R_L = 200\Omega$, $C_L = 15pF$	- 40°C to +85°C			44	ns
		Refer to 节 7.4	- 40°C to +125°C			44	ns

6.7 Electrical Characteristics (V_{DD} = 1.8V ±10 %) (续)

at $T_A = 25$ °C, $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _S = 1V	25°C		17		ns
t _{OPEN} (BBM)	Break before make time (TMUX1123 Only)	before make time $R_L = 200\Omega$, $C_L = 15pF$		1			ns
(DDIVI)	(Timerer 125 Strily)	Refer to 节 7.5	- 40°C to +125°C	1			ns
Q _C	Charge Injection	V_S = 1V R_S = 0Ω, C_L = 1nF Refer to \dagger 7.6	25°C		- 0.5		рС
O _{ISO}	Off Isolation	R_L = 50Ω, C_L = 5pF f = 1MHz Refer to \dagger 7.7	25°C		- 62		dB
OISO	On isolation	R_L = 50Ω, C_L = 5pF f = 10MHz Refer to \dagger 7.7	25°C		- 40		dB
v	Crosstalk	R_L = 50Ω, C_L = 5pF f = 1MHz Refer to \dagger 7.8	25°C		- 100		dB
X _{TALK}	Clussiaik	R_L = 50Ω, C_L = 5pF f = 10MHz Refer to \dagger 7.8	25°C		- 90		dB
BW	Bandwidth	R_L = 50Ω, C_L = 5pF Refer to $†$ 7.9	25°C		300		MHz
C _{SOFF}	Source off capacitance	f = 1MHz	25°C		6		pF
C _{DOFF}	Drain off capacitance	f = 1MHz 25°C			10		pF
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C		18	·	pF

⁽¹⁾ When V_S is 1.62 V, V_D is 1V or when V_S is 1V, V_D is 1.62 V.

6.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	OG SWITCH						
		$V_S = 0V \text{ to } V_{DD}$	25°C		70		Ω
R_{ON}	On-resistance	I _{SD} = 10mA	- 40°C to +85°C			105	Ω
		Refer to 节 7.1	- 40°C to +125°C			105	Ω
		$V_S = 0V \text{ to } V_{DD}$	25°C		0.4		Ω
ΔR_{ON}	On-resistance matching between channels	I _{SD} = 10mA	- 40°C to +85°C			1.5	Ω
	Chamiois	Refer to 节 7.1	- 40°C to +125°C			1.5	Ω
		V _{DD} = 1.32 V	25°C	- 0.05	±0.001	0.05	nA
I _{S(OFF)}	(OFF) Source off leakage current ⁽¹⁾	Switch Off V _D = 1V / 0.8V	- 40°C to +85°C	- 0.2		0.2	nA
-5(011)	g	V _S = 0.8V / 1V Refer to 节 7.2	- 40°C to +125°C	- 0.9		0.9	nA
		V _{DD} = 1.32 V	25°C	- 0.05	±0.001	0.05	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch Off V _D = 1V / 0.8V	- 40°C to +85°C	- 0.2		0.2	nA
-D(OFF)	g	V _S = 0.8V / 1V Refer to 节 7.2	- 40°C to +125°C	- 0.9		0.9	nA
		V _{DD} = 1.32 V	25°C	- 0.1	±0.003	0.1	nA
$I_{D(ON)}$ $I_{S(ON)}$	Channel on leakage current	Switch On $V_D = V_S = 1V / 0.8V$	- 40°C to +85°C	- 0.35		0.35	nA
·3(UN)		Refer to 节 7.3	- 40°C to +125°C	- 2		2	nA

提交文档反馈

9

6.8 Electrical Characteristics (V_{DD} = 1.2V ±10 %) (续)


	PARAMETER	TEST CONDITIONS	TA	TA MIN TYP M			
LOGIC	INPUTS (SELx)						
V _{IH}	Input logic high		- 40°C to +125°C	0.96	5.5	V	
V _{IL}	Input logic low		- 40°C to +125°C	0	0.36	V	
I _{IH} I _{IL}	Input leakage current		25°C	±0.005		μΑ	
I _{IH} I _{IL}	Input leakage current		- 40°C to +125°C		±0.05	μΑ	
C _{IN}	Logic input capacitance		25°C	1		pF	
C _{IN}	Logic input capacitance		- 40°C to +125°C		2	pF	
POWER	SUPPLY	•	•				
I _{DD}	V _{DD} supply current	Logic inputs = 0V or 5.5V	25°C - 40°C to +125°C	0.001	0.7	μA μA	
DYNAN	IIC CHARACTERISTICS		10 0 10 120 0	<u> </u>			
		V	25°C	55		ns	
t _{TRAN}	Transition time between channels	$V_S = 1V$ $R_L = 200\Omega$, $C_L = 15pF$	- 40°C to +85°C		190	ns	
IIV		Refer to 节 7.4	- 40°C to +125°C		190	ns	
		V _S = 1V	25°C	28		ns	
t _{OPEN}	Break before make time	$R_L = 200\Omega$, $C_L = 15pF$	- 40°C to +85°C	1		ns	
(BBM)	(TMUX1123 Only)	Refer to 节 7.5	- 40°C to +125°C	1		ns	
Q _C	Charge Injection	$V_S = 1V$ $R_S = 0Ω$, $C_L = 1nF$ Refer to $†$ 7.6	25°C	- 0.5		рС	
0	Off Indication	R_L = 50 Ω , C_L = 5pF f = 1MHz Refer to 节 7.7	25°C	- 62		dB	
O _{ISO}	Off Isolation	R_L = 50 Ω , C_L = 5pF f = 10MHz Refer to 节 7.7	25°C	- 40		dB	
V	O talli	R_L = 50 Ω , C_L = 5pF f = 1MHz Refer to 节 7.8	25°C	- 100		dB	
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5pF f = 10MHz Refer to 节 7.8	25°C	- 90		dB	
BW	Bandwidth	R_L = 50Ω, C_L = 5pF Refer to \ddagger 7.9	25°C	300		MHz	
C _{SOFF}	Source off capacitance	f = 1MHz	25°C	6		pF	
C _{DOFF}	Drain off capacitance	f = 1MHz	25°C	10		pF	
C _{SON} C _{DON}	On capacitance	f = 1MHz	25°C	18		pF	

⁽¹⁾ When V_S is 1V, V_D is 0.8V or when V_S is 0.8V, V_D is 1V.



6.9 Typical Characteristics


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





6.9 Typical Characteristics (continued)


at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)





6.9 Typical Characteristics (continued)

at T_A = 25°C, V_{DD} = 5V (unless otherwise noted)



13

7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in \mathbb{Z} 7-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




图 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol I_{D(OFF)}.

The setup used to measure both off-leakage currents is shown in 图 7-2.




图 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. $\boxed{8}$ 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 7-3. On-Leakage Measurement Setup

7.4 Transition time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance.

7-4 shows the setup used to measure transition time, denoted by the symbol treatment.




图 7-4. Transition-Time Measurement Setup

15

7.5 Break-Before-Make

The TMUX1123 has break-before-make delay which allows the device to be used in cross-point switching application. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay.

₹ 7-5 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




图 7-5. Break-Before-Make Delay Measurement Setup

7.6 Charge Injection

The TMUX112x devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . \boxtimes 7-6 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




图 7-6. Charge-Injection Measurement Setup



7.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \boxtimes 7-7 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




图 7-7. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (1)

7.8 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \mathbb{Z} 7-8 shows the setup used to measure, and the equation used to compute crosstalk.




图 7-8. Channel-to-Channel Crosstalk Measurement Setup

17

English Data Sheet: SCDS413



Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)

7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is $50\,\Omega$. \boxtimes 7-9 shows the setup used to measure bandwidth.




图 7-9. Bandwidth Measurement Setup




8 Detailed Description

8.1 Overview

The TMUX1121, TMUX1122, and TMUX1123 are 1:1 (SPST), 2-Channel switches. The devices have two independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX112x conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input/output voltage for TMUX112x ranges from GND to V_{DD} .

8.3.3 1.8V Logic Compatible Inputs

The TMUX112x devices have 1.8V logic compatible control for all logic control inputs. The logic input thresholds scale with supply, but still provide 1.8V logic control when operating at 5.5V supply voltage. 1.8V logic level inputs allows the TMUX112x devices to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. The current consumption of the TMUX112x devices increase when using 1.8V logic with higher supply voltage as shown in 图 6-10. For more information on 1.8V logic implementations refer to Simplifying Design with 1.8V logic Muxes and Switches

8.3.4 Fail-Safe Logic

The TMUX112x supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX112x to be ramped to 5.5V while V_{DD} = 0V. Additionally, the feature enables operation of the TMUX112x with V_{DD} = 1.2V while allowing the select pins to interface with a logic level of another device up to 5.5V.

Product Folder Links: TMUX1121 TMUX1122 TMUX1123

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

19

8.3.5 Ultra-Low Leakage Current

The TMUX112x devices provide extremely low on-leakage and off-leakage currents. The TMUX112x devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. 8-1 shows typical leakage currents of the TMUX112x devices versus temperature at $V_{DD} = 5V$.




图 8-1. Leakage Current vs Temperature

8.3.6 Ultra-Low Charge Injection

The TMUX112x devices have a transmission gate topology, as shown in 🛭 8-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.

The TMUX112x devices have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to -1.5pC at $V_S = 1V$ as shown in 8 - 3.




图 8-2. Transmission Gate Topology




图 8-3. Charge Injection vs Source Voltage



8.4 Device Functional Modes

The TMUX112x devices have two independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins can be as high as 5.5V.

The TMUX112x devices can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V_{DD} so that the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connected to GND.

8.4.1 Truth Tables

表 8-1, 表 8-2, and 表 8-3 list the truth tables for the TMUX1121, TMUX1122, and TMUX1123, respectively.

表 8-1. TMUX1121 Truth Table

SEL1 ⁽¹⁾	SEL2	CHANNEL STATE
0	X	Channel 1 OFF
1	X	Channel 1 ON
X	0	Channel 2 OFF
X	1	Channel 2 ON

表 8-2. TMUX1122 Truth Table

SEL1	SEL2	CHANNEL STATE
0	X	Channel 1 ON
1	X	Channel 1 OFF
X	0	Channel 2 ON
X	1	Channel 2 OFF

表 8-3. TMUX1123 Truth Table

SEL1	SEL2	CHANNEL STATE
0	X	Channel 1 OFF
1	X	Channel 1 ON
X	0	Channel 2 ON
Х	1	Channel 2 OFF

(1) X denotes do not care.

English Data Sheet: SCDS413

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 元件规格, TI 不担保其准确性和完整性。TI 的客户负责确定元件是否适合其用途,以及验证和测试其设计实现以确认系统功能。

9.1 Application Information

The TMUX11xx family offers ultra-low input/output leakage currents and low charge injection. These devices operate up to 5.5V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX112x have a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

9.2 Typical Application - Sample-and-Hold Circuit

One useful application to take advantage of the TMUX1121, TMUX1122, and TMUX1123 performance is the sample-and-hold circuit. A sample-and-hold circuit can be useful for an analog to digital converter (ADC) to sample a varying input voltage with improved reliability and stability. It can also be used to store the output samples from a single digital-to-analog converter (DAC) in a multi-output application. A simple sample-and-hold circuit can be realized using an analog switch such as the TMUX1121, TMUX1122, and TMUX1123 analog switches.

9-1 shows a single channel sample-and hold circuit using only 1 of 2 channels in the TMUX112x devices.




图 9-1. Single Channel Sample-and-Hold Circuit Example

An optional operational amplifier is used before the switch since buffered DACs typically have limitations in driving capacitive loads. The additional buffer stage is included following the DAC to prevent potential stability problems from driving a large capacitive load.

Ideally, the switch delivers only the input signals to the holding capacitors. However, when the switch gets toggled, some amount of charge also gets transferred to the switch output in the form of charge injection, resulting in a pedestal sampling error. The TMUX1121, TMUX1122, and TMUX1123 switches have excellent charge injection performance of only -1.5pC, making them an excellent choice for minimizing sampling errors in this implementation. The pedestal error voltage is indirectly related to the size of the capacitance on the output, for better precision a larger capacitor is required due to charge injection. Larger capacitance limits the system settling time which may not be acceptable in some applications. $\boxed{\$}$ 9-2 shows a TMUX112x device configured for a 2-channel sample-and-hold circuit with pedestal error compensation.






图 9-2. 2-Channel Sample-and-Hold Circuit with Pedestal Error Compensation

9.2.1 Design Requirements

The purpose of this precision design is to implement an optimized 2-output sample-and-hold circuit using a 2channel 1:1 (SPST) switch. The sample and hold circuit needs to be capable of supporting high accuracy with minimized pedestal error and fast settling time.

9.2.2 Detailed Design Procedure

The TMUX1121, TMUX1122, or TMUX1123 switch is used in conjunction with the voltage holding capacitors (C_H) to implement the sample-and-hold circuit. The basic operation is:

- 1. When the switch (SW2) is closed, it samples the input voltage and charges the holding capacitors (C_H) to the input voltages values.
- 2. When the switch (SW2) is open, the holding capacitors (C_H) holds its previous value, maintaining stable voltage at the amplifier output (V_{OUT}).

Due to switch and capacitor leakage current, as well as amplifier bias current, the voltage on the hold capacitors droops with time. The TMUX1121, TMUX1122, or TMUX1123 minimize the droops due to its ultra-low leakage performance. At 25°C, the TMUX1121, TMUX1122, and TMUX1123 have extremely low leakage current at 3pA typical.


A second switch SW1 is also included to operate in parallel with SW2 to reduce pedestal error during switch toggling. Because both switches are driven at the same potential, they act as common-mode signal to the opamp, thereby minimizing the charge injection effects caused by the switch toggling action. Compensation network consisting of R_C and C_C is also added to further reduce the pedestal error, whiling reducing the holdtime glitch and improving the settling time of the circuit. Refer to Sample and Hold Glitch Reduction for Precision Outputs Reference Design for more information on sample-and-hold circuits.

23

English Data Sheet: SCDS413

9.2.3 Application Curve

TMUX1121, TMUX1122, and TMUX1123 have excellent charge injection performance and ultra-low leakage current, making them ideal choices to minimize sampling error for the sample and hold application.






图 9-3. Charge Injection vs Source Voltage

图 9-4. On-Leakage vs Source or Drain Voltage

9.3 Typical Application - Switched Gain Amplifier

Switches and multiplexers are commonly used in the feedback path of amplifier circuits to provide configurable gain control. By using various resistor values on each switch path, the TMUX112x allows the system to have multiple gain settings. An external resistor, or utilizing 1 channel that is always closed, causes the amplifier to not operate in an open loop configuration. A transimpedance amplifier (TIA) for photodiode inputs is a common circuit that requires gain control using a multi-channel switch to convert the output current of the photodiode into a voltage for the MCU or processor. The leakage current, capacitance, and charge injection performance of the TMUX112x are key specifications to evaluate when selecting a device for gain control.




图 9-5. Switching Gain Settings of a TIA Circuit



9.3.1 Design Requirements

For this design example, use the parameters listed in 表 9-1.

表 9-1. Design parameters

PARAMETERS	VALUES
Supply (V _{DD})	3.3V
Input / Output signal range	0 μA to 10 μA
Control logic thresholds	1.8V compatible

9.3.2 Detailed Design Procedure

The TMUX112x devices can be operated without any external components except for the supply decoupling capacitors. All inputs signals passing through the switch must fall within the recommend operating conditions of the TMUX112x including signal range and continuous current. For this design example, with a supply of 3.3V, the signals can range from 0V to 3.3V when the device is powered. The maximum continuous current can be 30mA.

Photodiodes commonly have a current output that ranges from a few hundred picoamps to tens of microamps based on the amount of light being absorbed. The TMUX112x have a typical On-leakage current of less than 10pA which would lead to an accuracy well within 1% of a full scale 10 µA signal. The low ON and OFF capacitance of the TMUX112x improves system stability by minimizing the total capacitance on the output of the amplifier. Lower capacitance leads to less overshoot and ringing in the system which can cause the amplifier circuit to go unstable if the phase margin is not at least 45°. Refer to *Improve Stability Issues with Low Con Multiplexers* for more information on calculating the phase margin versus percent overshoot.

9.3.3 Application Curve

The TMUX1121 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.




图 9-6. On-Leakage vs Source or Drain Voltage

25

9.4 Power Supply Recommendations

The TMUX112x operate across a wide supply range of 1.08V to 5.5V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

9.5 Layout

9.5.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self – inductance of the trace which results in the reflection. Not all PCB traces can be straight, and therefore; some traces must turn corners.

9-7 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 9-7. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.



- Decouple the V_{DD} pin with a 0.1µF capacitor, placed as close to the pin as possible. Ensure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

9.5.2 Layout Example




图 9-8. TMUX112x Layout Example

27

English Data Sheet: SCDS413



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Sample and Hold Glitch Reduction for Precision Outputs Reference Design.
- Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.
- Texas Instruments, Improve Stability Issues with Low CON Multiplexers.
- Texas Instruments, Simplifying Design with 1.8V logic Muxes and Switches.
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.

10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的使用条款。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

11 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (September 2019) to Revision B (February 2024)	Page
Updated Is or Id (Continuous Current) values	4
Added Ipeak values to Recommended Operating Conditions table	4
Changes from Revision * (August 2019) to Revision A (September 2019)	Page
 将文档从预告信息 更改为量产数据 	1

Copyright © 2024 Texas Instruments Incorporated



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

29

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TMUX1121DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	121
TMUX1121DGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	121
TMUX1122DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	122
TMUX1122DGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	122
TMUX1123DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	123
TMUX1123DGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	123

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 9-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Aug-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1121DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX1122DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX1123DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 1-Aug-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1121DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TMUX1122DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
TMUX1123DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月