

## TMUX1247 5V 双向、2:1 (SPDT) 通用开关

### 1 特性

- 轨至轨运行
- 双向信号路径
- 1.8V 逻辑兼容
- 失效防护逻辑
- 低导通电阻: 3Ω
- 宽电源电压范围: 1.08V 至 5.5V
- -40°C 至 +125°C 的工作温度
- 低电源电流: 4nA
- 转换时间: 14ns
- 先断后合开关
- ESD 保护 HBM: 2000V

### 2 应用

- 模拟和数字开关
- I2C 和 SPI 总线多路复用
- 远程无线电单元
- 有源天线系统 mMIMO (AAS)
- 条形码扫描仪
- 电机驱动器
- 楼宇自动化
- 模拟输入模块
- 电力输送
- 视频监控
- 电子销售终端
- 电器
- 消费类音频

### 3 说明

TMUX1247 是一款通用互补金属氧化物半导体 (CMOS) 单极双投 (SPDT) 开关。TMUX1247 可根据 SEL 引脚的状态在两个输入电源之间切换。1.08V 至 5.5V 的宽电源电压工作范围可支持从个人电子设备到楼宇自动化的各种应用。该器件可在源极 (Sx) 和漏极 (D) 引脚上支持从 GND 到 V<sub>DD</sub> 范围的双向模拟和数字信号。4nA 的低电源电流可用于便携式应用。


所有逻辑输入均具有兼容 1.8V 逻辑的阈值，当器件在有效电源电压范围内运行时，这些阈值可确保 TTL 和 CMOS 逻辑兼容性。失效防护逻辑电路允许在电源引脚之前的控制引脚上施加电压，从而保护器件免受潜在的损害。

器件信息<sup>(1)</sup>


器件型号	封装	封装尺寸 (标称值)
TMUX1247	SC70 (6)	2.00mm × 1.25mm

(1) 如需了解所有可用封装，请参阅数据表末尾的封装选项附录。

应用示例



TMUX1247 方框图



## 目录


<b>1</b>	<b>特性</b>	<b>1</b>	<b>7.6</b>	<b>Charge Injection</b>	<b>15</b>
<b>2</b>	<b>应用</b>	<b>1</b>	<b>7.7</b>	<b>Off Isolation</b>	<b>16</b>
<b>3</b>	<b>说明</b>	<b>1</b>	<b>7.8</b>	<b>Crosstalk</b>	<b>16</b>
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	<b>7.9</b>	<b>Bandwidth</b>	<b>17</b>
<b>5</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	<b>8</b>	<b>Detailed Description</b>	<b>18</b>
<b>6</b>	<b>Specifications</b>	<b>4</b>	<b>8.1</b>	<b>Overview</b>	<b>18</b>
6.1	Absolute Maximum Ratings	4	<b>8.2</b>	<b>Functional Block Diagram</b>	<b>18</b>
6.2	ESD Ratings	4	<b>8.3</b>	<b>Feature Description</b>	<b>18</b>
6.3	Recommended Operating Conditions	4	<b>8.4</b>	<b>Device Functional Modes</b>	<b>19</b>
6.4	Thermal Information	4	<b>8.5</b>	<b>Truth Tables</b>	<b>19</b>
6.5	Electrical Characteristics ( $V_{DD} = 5\text{ V} \pm 10\%$ ), GND = 0 V unless otherwise specified.	5	<b>9</b>	<b>Application and Implementation</b>	<b>20</b>
6.6	Electrical Characteristics ( $V_{DD} = 3.3\text{ V} \pm 10\%$ ), GND = 0 V unless otherwise specified.	7	9.1	Application Information	20
6.7	Electrical Characteristics ( $V_{DD} = 1.8\text{ V} \pm 10\%$ ), GND = 0 V unless otherwise specified.	9	9.2	Typical Application	20
6.8	Electrical Characteristics ( $V_{DD} = 1.2\text{ V} \pm 10\%$ ), GND = 0 V unless otherwise specified.	11	<b>10</b>	<b>Power Supply Recommendations</b>	<b>23</b>
6.9	Typical Characteristics	12	<b>11</b>	<b>Layout</b>	<b>24</b>
<b>7</b>	<b>Parameter Measurement Information</b>	<b>13</b>	11.1	Layout Guidelines	24
7.1	On-Resistance	13	11.2	Layout Example	24
7.2	Off-Leakage Current	13	<b>12</b>	<b>器件和文档支持</b>	<b>25</b>
7.3	On-Leakage Current	14	12.1	文档支持	25
7.4	Transition Time	14	12.2	接收文档更新通知	25
7.5	Break-Before-Make	15	12.3	社区资源	25
			12.4	商标	25
			12.5	静电放电警告	25
			12.6	Glossary	25
			<b>13</b>	<b>机械、封装和可订购信息</b>	<b>25</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
8 月 2019 年	*	初始发行版。

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
S2	1	I/O	Source pin 2. Can be an input or output.
V <sub>DD</sub>	2	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.
S1	3	I/O	Source pin 1. Can be an input or output.
D	4	I/O	Drain pin. Can be an input or output.
GND	5	P	Ground (0 V) reference
SEL	6	I	Select pin: controls state of the switch according to <a href="#">表 1</a> . (Logic Low = S1 to D, Logic High = S2 to D)

(1) I = input, O = output, I/O = input and output, P = power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)(2)(3)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	−0.5	6	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (SEL)	−0.5	6	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SEL)	−30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, D)	−0.5	V <sub>DD</sub> +0.5	V
I <sub>S</sub> or I <sub>D</sub> (CONT)	Source or drain continuous current (Sx, D)	−50	50	mA
I <sub>K</sub>	Diode clamp current <sup>(4)</sup>	−30	30	mA
T <sub>stg</sub>	Storage temperature	−65	150	°C
T <sub>J</sub>	Junction temperature		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.08		5.5	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	0		V <sub>DD</sub>	V
V <sub>SEL</sub>	Logic control input pin voltage (SEL)	0		5.5	V
T <sub>A</sub>	Ambient temperature	−40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TMUX1247	UNIT
		DCK (SC70)	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	243.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	180.9	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	106.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	89.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	106.0	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics ( $V_{DD} = 5\text{ V} \pm 10\%$ ), $GND = 0\text{ V}$ unless otherwise specified.

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R <sub>ON</sub>	On-resistance	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C	3			Ω
			−40°C to +85°C	5		Ω	
			−40°C to +125°C	6		Ω	
ΔR <sub>ON</sub>	On-resistance matching between channels	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C	0.15			Ω
			−40°C to +85°C	1		Ω	
			−40°C to +125°C	1		Ω	
R <sub>ON</sub> FLAT	On-resistance flatness	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C	1.5			Ω
			−40°C to +85°C	2		Ω	
			−40°C to +125°C	3		Ω	
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 5 V Switch Off V <sub>D</sub> = 4.5 V / 1.5 V V <sub>S</sub> = 1.5 V / 4.5 V Refer to <a href="#">Off-Leakage Current</a>	25°C	±75			nA
			−40°C to +85°C	−150	150	nA	
			−40°C to +125°C	−175	175	nA	
I <sub>D(ON)</sub> I <sub>S(ON)</sub>	Channel on leakage current	V <sub>DD</sub> = 5 V Switch On V <sub>D</sub> = V <sub>S</sub> = 4.5 V / 1 V Refer to <a href="#">On-Leakage Current</a>	25°C	±200			nA
			−40°C to +85°C	−500	500	nA	
			−40°C to +125°C	−750	750	nA	
LOGIC INPUTS							
V <sub>IH</sub>	Input logic high		−40°C to 125°C	1.42		5.5	V
V <sub>IL</sub>	Input logic low		−40°C to 125°C	0		0.87	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C	±0.005			μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		−40°C to +125°C	±0.05			μA
C <sub>IN</sub>	Digital input capacitance		25°C	1			pF
C <sub>IN</sub>	Digital input capacitance		−40°C to +125°C			2	pF
POWER SUPPLY							
I <sub>DD</sub>	V <sub>DD</sub> supply current	Digital Inputs = 0 V or 5.5 V	25°C	0.007			μA
			−40°C to +125°C	1.5		μA	

(1) When  $V_S$  is 4.5 V,  $V_D$  is 1.5 V or when  $V_S$  is 1.5 V,  $V_D$  is 4.5 V.

**Electrical Characteristics ( $V_{DD} = 5\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$  unless otherwise specified. (continued))**

 at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
<b>DYNAMIC CHARACTERISTICS</b>							
$t_{\text{TRAN}}$	Switching time between channels	$V_S = 3\text{ V}$ $R_L = 200\ \Omega$ , $C_L = 15\text{ pF}$	$25^\circ\text{C}$		12		ns
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$			18	ns
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$			19	ns
$t_{\text{OPEN}}$ (BBM)	Break before make time	$V_S = 3\text{ V}$ $R_L = 200\ \Omega$ , $C_L = 15\text{ pF}$	$25^\circ\text{C}$		8		ns
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$	1			ns
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$	1			ns
$Q_C$	Charge Injection	$V_S = V_{DD}/2$ $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$	$25^\circ\text{C}$		–10		pC
$O_{\text{ISO}}$	Off Isolation	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $f = 1\text{ MHz}$	$25^\circ\text{C}$		–65		dB
		$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $f = 10\text{ MHz}$	$25^\circ\text{C}$		–45		dB
$X_{\text{TALK}}$	Crosstalk	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $f = 1\text{ MHz}$	$25^\circ\text{C}$		–65		dB
		$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ $f = 10\text{ MHz}$	$25^\circ\text{C}$		–45		dB
BW	Bandwidth	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$	$25^\circ\text{C}$		250		MHz
$C_{\text{SOFF}}$	Source off capacitance	$f = 1\text{ MHz}$	$25^\circ\text{C}$		7		pF
$C_{\text{SON}}$ $C_{\text{DON}}$	On capacitance	$f = 1\text{ MHz}$	$25^\circ\text{C}$		23		pF

## 6.6 Electrical Characteristics ( $V_{DD} = 3.3\text{ V} \pm 10\%$ ), $GND = 0\text{ V}$ unless otherwise specified.

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R <sub>ON</sub>	On-resistance	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C		4.5		Ω
			−40°C to +85°C			12.5	Ω
			−40°C to +125°C			13	Ω
ΔR <sub>ON</sub>	On-resistance matching between channels	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C		0.15		Ω
			−40°C to +85°C			1	Ω
			−40°C to +125°C			1	Ω
R <sub>ON</sub> FLAT	On-resistance flatness	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C		3.5		Ω
			−40°C to +85°C			4	Ω
			−40°C to +125°C			5	Ω
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 3.3 V Switch Off V <sub>D</sub> = 3 V / 1 V V <sub>S</sub> = 1 V / 3 V Refer to <a href="#">Off-Leakage Current</a>	25°C		±75		nA
			−40°C to +85°C	−150		150	nA
			−40°C to +125°C	−175		175	nA
I <sub>D(ON)</sub> I <sub>S(ON)</sub>	Channel on leakage current	V <sub>DD</sub> = 3.3 V Switch On V <sub>D</sub> = V <sub>S</sub> = 3 V / 1 V Refer to <a href="#">On-Leakage Current</a>	25°C		±200		nA
			−40°C to +85°C	−500		500	nA
			−40°C to +125°C	−750		750	nA
LOGIC INPUTS							
V <sub>IH</sub>	Input logic high		−40°C to 125°C	1.35		5.5	V
V <sub>IL</sub>	Input logic low		−40°C to 125°C	0		0.8	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		−40°C to +125°C			±0.05	μA
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		−40°C to +125°C			2	pF
POWER SUPPLY							
I <sub>DD</sub>	V <sub>DD</sub> supply current	Digital Inputs = 0 V or 5.5 V	25°C		0.004		μA
			−40°C to +125°C			0.8	μA

(1) When  $V_S$  is 3 V,  $V_D$  is 1 V or when  $V_S$  is 1 V,  $V_D$  is 3 V.

**Electrical Characteristics ( $V_{DD} = 3.3 \text{ V} \pm 10\%$ ), GND = 0 V unless otherwise specified. (continued)**

 at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
<b>DYNAMIC CHARACTERISTICS</b>							
$t_{\text{TRAN}}$	Switching time between channels	$V_S = 2 \text{ V}$ $R_L = 200 \, \Omega$ , $C_L = 15 \text{ pF}$	$25^\circ\text{C}$		14		ns
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$			20	ns
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$			22	ns
$t_{\text{OPEN}}$ (BBM)	Break before make time	$V_S = 2 \text{ V}$ $R_L = 200 \, \Omega$ , $C_L = 15 \text{ pF}$	$25^\circ\text{C}$		8		ns
			$-40^\circ\text{C}$ to $+85^\circ\text{C}$	1			ns
			$-40^\circ\text{C}$ to $+125^\circ\text{C}$	1			ns
$Q_C$	Charge Injection	$V_S = V_{DD}/2$ $R_S = 0 \, \Omega$ , $C_L = 1 \text{ nF}$	$25^\circ\text{C}$		–6		pC
$O_{\text{ISO}}$	Off Isolation	$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 1 \text{ MHz}$ Refer to <a href="#">Off Isolation</a>	$25^\circ\text{C}$		–65		dB
		$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 10 \text{ MHz}$ Refer to <a href="#">Off Isolation</a>	$25^\circ\text{C}$		–45		dB
$X_{\text{TALK}}$	Crosstalk	$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 1 \text{ MHz}$ Refer to <a href="#">Crosstalk</a>	$25^\circ\text{C}$		–65		dB
		$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 10 \text{ MHz}$ Refer to <a href="#">Crosstalk</a>	$25^\circ\text{C}$		–45		dB
BW	Bandwidth	$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ Refer to <a href="#">Bandwidth</a>	$25^\circ\text{C}$		250		MHz
$C_{\text{SOFF}}$	Source off capacitance	$f = 1 \text{ MHz}$	$25^\circ\text{C}$		7		pF
$C_{\text{SON}}$ $C_{\text{DON}}$	On capacitance	$f = 1 \text{ MHz}$	$25^\circ\text{C}$		23		pF



## 6.7 Electrical Characteristics ( $V_{DD} = 1.8 \text{ V} \pm 10 \%$ ), GND = 0 V unless otherwise specified.

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 1.8 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R <sub>ON</sub>	On-resistance	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C	40			Ω
			–40°C to +85°C			80	Ω
			–40°C to +125°C			80	Ω
ΔR <sub>ON</sub>	On-resistance matching between channels	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>SD</sub> = 10 mA Refer to <a href="#">On-Resistance</a>	25°C	0.4			Ω
			–40°C to +85°C			1.5	Ω
			–40°C to +125°C			1.5	Ω
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 1.98 V Switch Off V <sub>D</sub> = 1.8 V / 1 V V <sub>S</sub> = 1 V / 1.8 V Refer to <a href="#">Off-Leakage Current</a>	25°C	±75			nA
			–40°C to +85°C	–150		150	nA
			–40°C to +125°C	–175		175	nA
I <sub>D(ON)</sub> I <sub>S(ON)</sub>	Channel on leakage current	V <sub>DD</sub> = 1.98 V Switch On V <sub>D</sub> = V <sub>S</sub> = 1.62 V / 1 V	25°C	±200			nA
			–40°C to +85°C	–500		500	nA
			–40°C to +125°C	–750		750	nA
DIGITAL INPUTS							
V <sub>IH</sub>	Input logic high		–40°C to +125°C	1.07		5.5	V
V <sub>IL</sub>	Input logic low		–40°C to +125°C	0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C	±0.005			μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		–40°C to +125°C	±0.05			μA
C <sub>IN</sub>	Logic input capacitance		25°C	1			pF
C <sub>IN</sub>	Logic input capacitance		–40°C to +125°C			2	pF
POWER SUPPLY							
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic Inputs = 0 V or 5.5 V	25°C	0.002			μA
			–40°C to +125°C			0.52	μA

(1) When  $V_S$  is 1.8 V,  $V_D$  is 1 V or when  $V_S$  is 1 V,  $V_D$  is 1.8 V.

**Electrical Characteristics ( $V_{DD} = 1.8 \text{ V} \pm 10 \%$ ), GND = 0 V unless otherwise specified. (continued)**

 at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 1.8 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
<b>LOGIC INPUTS</b>							
$t_{\text{TRAN}}$	Switching time between channels	$V_S = 1 \text{ V}$ $R_L = 200 \, \Omega$ , $C_L = 15 \text{ pF}$	25°C		24		ns
			–40°C to +85°C			44	ns
			–40°C to +125°C			45	ns
$t_{\text{OPEN}}$ (BBM)	Break before make time	$V_S = 1 \text{ V}$ $R_L = 200 \, \Omega$ , $C_L = 15 \text{ pF}$	25°C		16		ns
			–40°C to +85°C	1			ns
			–40°C to +125°C	1			ns
$Q_C$	Charge Injection	$V_S = V_{DD}/2$ $R_S = 0 \, \Omega$ , $C_L = 1 \text{ nF}$	25°C		–3		pC
$O_{\text{ISO}}$	Off Isolation	$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 1 \text{ MHz}$ Refer to <a href="#">Off Isolation</a>	25°C		–65		dB
		$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 10 \text{ MHz}$ Refer to <a href="#">Off Isolation</a>	25°C		–45		dB
$X_{\text{TALK}}$	Crosstalk	$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 1 \text{ MHz}$ Refer to <a href="#">Crosstalk</a>	25°C		–65		dB
		$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$ $f = 10 \text{ MHz}$ Refer to <a href="#">Crosstalk</a>	25°C		–45		dB
BW	Bandwidth	$R_L = 50 \, \Omega$ , $C_L = 5 \text{ pF}$	25°C		250		MHz
$C_{\text{SOFF}}$	Source off capacitance	$f = 1 \text{ MHz}$	25°C		7		pF
$C_{\text{SON}}$ $C_{\text{DON}}$	On capacitance	$f = 1 \text{ MHz}$	25°C		23		pF

## 6.8 Electrical Characteristics ( $V_{DD} = 1.2 \text{ V} \pm 10 \%$ ), $GND = 0 \text{ V}$ unless otherwise specified.

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 1.2 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R <sub>ON</sub>	On-resistance	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>DS</sub> = 10 mA	25°C	70			Ω
			−40°C to +85°C	105		Ω	
			−40°C to +125°C	105		Ω	
ΔR <sub>ON</sub>	On-resistance matching between channels	V <sub>S</sub> = 0 V to V <sub>DD</sub> I <sub>DS</sub> = 10 mA	25°C	0.4			Ω
			−40°C to +85°C	1.5		Ω	
			−40°C to +125°C	1.5		Ω	
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 1.32 V Switch Off V <sub>D</sub> = 1.2 V / 1 V V <sub>S</sub> = 1 V / 1.2 V	25°C	±75			nA
			−40°C to +85°C	−150	150	nA	
			−40°C to +125°C	−175	175	nA	
I <sub>D(ON)</sub> I <sub>S(ON)</sub>	Channel on leakage current	V <sub>DD</sub> = 1.32 V Switch On V <sub>D</sub> = V <sub>S</sub> = 1 V / 0.8 V	25°C	±200			nA
			−40°C to +85°C	−500	500	nA	
			−40°C to +125°C	−750	750	nA	
DIGITAL INPUTS							
V <sub>IH</sub>	Input logic high		−40°C to +125°C	0.96			V
V <sub>IL</sub>	Input logic low		−40°C to +125°C	0.36			V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C	±0.005			μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		−40°C to +125°C	±0.10			μA
C <sub>IN</sub>	Digital input capacitance		25°C	1			pF
C <sub>IN</sub>	Digital input capacitance		−40°C to +125°C	2			pF
POWER SUPPLY							
I <sub>DD</sub>	V <sub>DD</sub> supply current	Digital Inputs = 0 V or 5.5 V	25°C	0.0015			μA
			−40°C to +125°C	0.45		μA	
DYNAMIC CHARACTERISTICS							
t <sub>TRAN</sub>	Switching time between channels	V <sub>IN</sub> = V <sub>DD</sub> V <sub>S</sub> = 1 V R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	25°C	40			ns
			−40°C to +85°C	175		ns	
			−40°C to +125°C	175		ns	
t <sub>OPEN</sub> (BBM)	Break before make time	V <sub>S</sub> = 1 V R <sub>L</sub> = 200 Ω, C <sub>L</sub> = 15 pF	25°C	27			ns
			−40°C to +85°C	1		ns	
			−40°C to +125°C	1		ns	
Q <sub>C</sub>	Charge Injection	V <sub>S</sub> = (V <sub>DD</sub> + V <sub>SS</sub> )/2 R <sub>S</sub> = 0 Ω, C <sub>L</sub> = 1 nF	25°C	±5			pC
O <sub>ISO</sub>	Off Isolation	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 1 MHz	25°C	-64			dB
		R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 10 MHz	25°C	-44			dB
X <sub>TALK</sub>	Crosstalk	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 1 MHz	25°C	-64			dB
		R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 10 MHz	25°C	-44			dB
BW	Bandwidth	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF	25°C	250			MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C	7			pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C	23			pF

(1) When  $V_S$  is 1 V,  $V_D$  is 1.2 V or when  $V_S$  is 1.2 V,  $V_D$  is 1 V.

## 6.9 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 5\text{ V}$  (unless otherwise noted)




图 1. On-Resistance vs Source or Drain Voltage




图 2. On-Resistance vs Source or Drain Voltage




图 3. Supply Current vs Logic Voltage




图 4.  $T_{\text{transition}}$  vs Supply Voltage




图 5. Crosstalk and Off-Isolation vs Frequency




图 6. Frequency Response

## 7 Parameter Measurement Information

### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in 图 7. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




图 7. On-Resistance Measurement Setup

### 7.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

The setup used to measure off-leakage current is shown in 图 8.




图 8. Off-Leakage Measurement Setup

### 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. 图 9 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




图 9. On-Leakage Measurement Setup

### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the logic control signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 图 10 shows the setup used to measure transition time, denoted by the symbol  $t_{\text{TRANSITION}}$ .




图 10. Transition-Time Measurement Setup

## 7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 图 11 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{\text{OPEN(BBM)}}$ .




图 11. Break-Before-Make Delay Measurement Setup

## 7.6 Charge Injection

The TMUX1247 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the source or drain of the device during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ . 图 12 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




图 12. Charge-Injection Measurement Setup

## 7.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 图 13 shows the setup used to measure, and the equation used to calculate off isolation.




图 13. Off Isolation Measurement Setup

$$\text{Off Isolation} = 20 \cdot \text{Log} \left( \frac{V_{\text{OUT}}}{V_{\text{S}}} \right) \quad (1)$$

## 7.8 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 图 14 shows the setup used to measure, and the equation used to calculate crosstalk.





图 14. Crosstalk Measurement Setup

$$\text{Channel-to-Channel Crosstalk} = 20 \cdot \text{Log} \left( \frac{V_{\text{OUT}}}{V_{\text{S}}} \right) \quad (2)$$



## 7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 图 15 shows the setup used to measure bandwidth.



**图 15. Bandwidth Measurement Setup**

## 8 Detailed Description

### 8.1 Overview

The TMUX1247 is an 2:1 (SPDT), 1-channel switch where the input is controlled with a single select (SEL) control pin.

### 8.2 Functional Block Diagram




图 16. TMUX1247 Functional Block Diagram

### 8.3 Feature Description

#### 8.3.1 Bidirectional Operation

The TMUX1247 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). The device has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1247 ranges from GND to  $V_{DD}$ .

#### 8.3.3 1.8 V Logic Compatible Inputs

The TMUX1247 has 1.8-V logic compatible control for the logic control input (SEL). The logic input threshold scales with supply but still provides 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allow the TMUX1247 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to [Simplifying Design with 1.8 V logic Muxes and Switches](#)

#### 8.3.4 Fail-Safe Logic

The TMUX1247 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pin of the TMUX1247 to be ramped to 5.5 V while  $V_{DD} = 0$  V. Additionally, the feature enables operation of the TMUX1247 with  $V_{DD} = 1.2$  V while allowing the select pin to interface with a logic level of another device up to 5.5 V.

## 8.4 Device Functional Modes

The select (SEL) pin of the TMUX1247 controls which switch is connected to the drain of the device. When a given input is not selected, that source pin is in high impedance mode (HI-Z). The control pins can be as high as 5.5 V.

The TMUX1247 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or  $V_{DD}$  in order to ensure the device does not consume additional current as highlighted in [Implications of Slow or Floating CMOS Inputs](#). Unused signal path inputs (Sx or D) should be connected to GND.

## 8.5 Truth Tables

表 1. TMUX1247 Truth Table

CONTROL LOGIC (SEL)	Selected Source (Sx) Connected To Drain (D) Pin
0	S1
1	S2

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TMUX12xx family offers good system performance across a wide operating supply (1.08V to 5.5V). These devices include 1.8V logic compatible control input pins that enable operation in systems with 1.8V I/O rails. Additionally, the control input pin supports Fail-Safe Logic which allows for operation up to 5.5V, regardless of the state of the supply pin. This protection stops the logic pins from back-powering the supply rail. These features of the TMUX12xx, a family of general purpose multiplexers and switches, reduce system complexity, board size, and overall system cost.

### 9.2 Typical Application

#### 9.2.1 Input Control for Power Amplifier

One application of the TMUX1247 is for input control of a power amplifier. Utilizing a switch allows a system to control when the DAC is connected to the power amplifier, and can stop biasing the power amplifier by switching the gate to GND. 图 17 shows the TMUX1247 configured for control of the power amplifier.




图 17. Input Control of Power Amplifier

## Typical Application (接下页)

### 9.2.1.1 Design Requirements

This design example uses the parameters listed in 表 3.

**表 2. Design Parameters**


PARAMETERS	VALUES
Supply ( $V_{DD}$ )	5 V
Mux I/O signal range	0 V to $V_{DD}$ (Rail to Rail)
Control logic thresholds	1.8 V compatible (up to 5.5V)

### 9.2.1.2 Detailed Design Procedure

The application shown in 图 17 demonstrates how to toggle between the DAC output and GND for control of a power amplifier using a single control input. The DAC output is utilized to bias the gate of the power amplifier and can be disconnected from the circuit using the select pin of the switch. The TMUX1247 can support 1.8-V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX1247 can be operated without any external components except for the supply decoupling capacitors. The select pin is recommended to have a weak pull-down or pull-up resistor to ensure the input is in a known state. All inputs to the switch must fall within the recommend operating conditions of the TMUX1247 including signal range and continuous current. For this design with a supply of 5 V the signal range can be 0 V to 5 V and the max continuous current can be 30 mA.

### 9.2.1.3 Application Curve

A key parameter for this application is the transition time of the device. Faster transition time allows the system to toggle between input sources at a faster rate and allows the output to settle to the final value. The TMUX1247 has a transition time that varies with supply voltage and is shown in 图 18



$$T_A = 25^{\circ}\text{C}$$

**图 18.  $T_{\text{transition}}$  vs Supply Voltage**

## 9.2.2 Switchable Operational Amplifier Gain Setting

Another example application of the TMUX1247 is to change an Op Amp from unity gain setting to an inverting amplifier configuration. Utilizing a switch allows a system to have a configurable gain and allows the same architecture to be utilized across the board for various inputs to the system. 图 19 shows the TMUX1247 configured for gain setting application.




图 19. Switchable Op Amp Gain Setting

### 9.2.2.1 Design Requirements

This design example uses the parameters listed in 表 3.

表 3. Design Parameters


PARAMETERS	VALUES
Input Signal	0 V to 2.75 V
Mux Supply ( $V_{DD}$ )	2.75 V
Op Amp Supply ( $V_{+}/V_{-}$ )	$\pm 2.75$ V
Mux I/O signal range	0 V to $V_{DD}$ (Rail to Rail)
Control logic thresholds	1.8 V compatible (up to 5.5V)

### 9.2.2.2 Detailed Design Procedure

The application shown in 图 19 demonstrates how to use a single control input and toggle between gain settings of -1 and +1. If switching between inverting and unity gain is not required, the TMUX1247 can be utilized in the feedback path to select different feedback resistors and provide scalable gain settings for configurable signal conditioning.

The TMUX1247 can be operated without any external components except for the supply decoupling capacitors. The select pin is recommended to have a weak pull-down or pull-up resistor to ensure the input is in a known state. All inputs to the switch must fall within the recommend operating conditions of the TMUX1247 including signal range and continuous current. For this design with a supply of 2.75 V the signal range can be 0 V to 2.75 V and the max continuous current can be 30 mA.

### 9.2.2.3 Application Curve



$T_A = 25^\circ C$

图 20. On-Resistance vs Source or Drain Voltage

## 10 Power Supply Recommendations

The TMUX1247 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu F$  to 10  $\mu F$  from  $V_{DD}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

## 11 Layout

### 11.1 Layout Guidelines

#### 11.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 图 21 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 21. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

图 22 illustrates an example of a PCB layout with the TMUX1247. Some key considerations are:

- Decouple the  $V_{DD}$  pin with a 0.1- $\mu$ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the  $V_{DD}$  supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

### 11.2 Layout Example




图 22. TMUX1247 Layout Example



## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

德州仪器 (TI), 《使用低 [CON](#) 多路复用器改善稳定性问题》。

德州仪器 (TI), 《使用 [1.8V](#) 逻辑多路复用器和开关简化设计》。

德州仪器 (TI), 《利用关断保护信号开关消除电源排序》。

德州仪器 (TI), 《高电压模拟多路复用器的系统级保护》。

### 12.2 接收文档更新通知

要接收文档更新通知, 请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册, 即可每周接收产品信息更改摘要。有关更改的详细信息, 请查看任何已修订文档中包含的修订历史记录。

### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 商标

E2E is a trademark of Texas Instruments.

### 12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TMUX1247DCKR</a>	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	247
TMUX1247DCKR.A	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	247
TMUX1247DCKRG4	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	247
TMUX1247DCKRG4.A	Active	Production	SC70 (DCK)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	247

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1247DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TMUX1247DCKR	SC70	DCK	6	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
TMUX1247DCKRG4	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1247DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
TMUX1247DCKR	SC70	DCK	6	3000	210.0	185.0	35.0
TMUX1247DCKRG4	SC70	DCK	6	3000	180.0	180.0	18.0



### SOT - 1.1 max height

Technical drawing of a connector housing, showing three views: front, side, and cross-section.

**Front View:**

- Overall width: 2.4
- Pin pitch: 1.8
- Pin width: 1.4
- Pin 1 INDEX AREA (textured area)
- Pin 1 location: 1.3
- Pin 2 location: 4X 0.65
- Pin 3 location: 6X 0.30
- Pin 4 location: 0.15
- Pin 5 location: 0.15
- Pin 6 location: 0.15
- Pin 7 location: 0.15
- Pin 8 location: 0.15
- Pin 9 location: 0.15
- Pin 10 location: 0.15
- Pin 11 location: 0.15
- Pin 12 location: 0.15
- Pin 13 location: 0.15
- Pin 14 location: 0.15
- Pin 15 location: 0.15
- Pin 16 location: 0.15
- Pin 17 location: 0.15
- Pin 18 location: 0.15
- Pin 19 location: 0.15
- Pin 20 location: 0.15
- Pin 21 location: 0.15
- Pin 22 location: 0.15
- Pin 23 location: 0.15
- Pin 24 location: 0.15
- Pin 25 location: 0.15
- Pin 26 location: 0.15
- Pin 27 location: 0.15
- Pin 28 location: 0.15
- Pin 29 location: 0.15
- Pin 30 location: 0.15
- Pin 31 location: 0.15
- Pin 32 location: 0.15
- Pin 33 location: 0.15
- Pin 34 location: 0.15
- Pin 35 location: 0.15
- Pin 36 location: 0.15
- Pin 37 location: 0.15
- Pin 38 location: 0.15
- Pin 39 location: 0.15
- Pin 40 location: 0.15
- Pin 41 location: 0.15
- Pin 42 location: 0.15
- Pin 43 location: 0.15
- Pin 44 location: 0.15
- Pin 45 location: 0.15
- Pin 46 location: 0.15
- Pin 47 location: 0.15
- Pin 48 location: 0.15
- Pin 49 location: 0.15
- Pin 50 location: 0.15
- Pin 51 location: 0.15
- Pin 52 location: 0.15
- Pin 53 location: 0.15
- Pin 54 location: 0.15
- Pin 55 location: 0.15
- Pin 56 location: 0.15
- Pin 57 location: 0.15
- Pin 58 location: 0.15
- Pin 59 location: 0.15
- Pin 60 location: 0.15
- Pin 61 location: 0.15
- Pin 62 location: 0.15
- Pin 63 location: 0.15
- Pin 64 location: 0.15
- Pin 65 location: 0.15
- Pin 66 location: 0.15
- Pin 67 location: 0.15
- Pin 68 location: 0.15
- Pin 69 location: 0.15
- Pin 70 location: 0.15
- Pin 71 location: 0.15
- Pin 72 location: 0.15
- Pin 73 location: 0.15
- Pin 74 location: 0.15
- Pin 75 location: 0.15
- Pin 76 location: 0.15
- Pin 77 location: 0.15
- Pin 78 location: 0.15
- Pin 79 location: 0.15
- Pin 80 location: 0.15
- Pin 81 location: 0.15
- Pin 82 location: 0.15
- Pin 83 location: 0.15
- Pin 84 location: 0.15
- Pin 85 location: 0.15
- Pin 86 location: 0.15
- Pin 87 location: 0.15
- Pin 88 location: 0.15
- Pin 89 location: 0.15
- Pin 90 location: 0.15
- Pin 91 location: 0.15
- Pin 92 location: 0.15
- Pin 93 location: 0.15
- Pin 94 location: 0.15
- Pin 95 location: 0.15
- Pin 96 location: 0.15
- Pin 97 location: 0.15
- Pin 98 location: 0.15
- Pin 99 location: 0.15
- Pin 100 location: 0.15

**Side View:**

- Overall height: 2.15
- Pin width: 1.1
- Pin pitch: 0.8
- Pin 1 location: 1.3
- Pin 2 location: 4X 0.65
- Pin 3 location: 6X 0.30
- Pin 4 location: 0.15
- Pin 5 location: 0.15
- Pin 6 location: 0.15
- Pin 7 location: 0.15
- Pin 8 location: 0.15
- Pin 9 location: 0.15
- Pin 10 location: 0.15
- Pin 11 location: 0.15
- Pin 12 location: 0.15
- Pin 13 location: 0.15
- Pin 14 location: 0.15
- Pin 15 location: 0.15
- Pin 16 location: 0.15
- Pin 17 location: 0.15
- Pin 18 location: 0.15
- Pin 19 location: 0.15
- Pin 20 location: 0.15
- Pin 21 location: 0.15
- Pin 22 location: 0.15
- Pin 23 location: 0.15
- Pin 24 location: 0.15
- Pin 25 location: 0.15
- Pin 26 location: 0.15
- Pin 27 location: 0.15
- Pin 28 location: 0.15
- Pin 29 location: 0.15
- Pin 30 location: 0.15
- Pin 31 location: 0.15
- Pin 32 location: 0.15
- Pin 33 location: 0.15
- Pin 34 location: 0.15
- Pin 35 location: 0.15
- Pin 36 location: 0.15
- Pin 37 location: 0.15
- Pin 38 location: 0.15
- Pin 39 location: 0.15
- Pin 40 location: 0.15
- Pin 41 location: 0.15
- Pin 42 location: 0.15
- Pin 43 location: 0.15
- Pin 44 location: 0.15
- Pin 45 location: 0.15
- Pin 46 location: 0.15
- Pin 47 location: 0.15
- Pin 48 location: 0.15
- Pin 49 location: 0.15
- Pin 50 location: 0.15
- Pin 51 location: 0.15
- Pin 52 location: 0.15
- Pin 53 location: 0.15
- Pin 54 location: 0.15
- Pin 55 location: 0.15
- Pin 56 location: 0.15
- Pin 57 location: 0.15
- Pin 58 location: 0.15
- Pin 59 location: 0.15
- Pin 60 location: 0.15
- Pin 61 location: 0.15
- Pin 62 location: 0.15
- Pin 63 location: 0.15
- Pin 64 location: 0.15
- Pin 65 location: 0.15
- Pin 66 location: 0.15
- Pin 67 location: 0.15
- Pin 68 location: 0.15
- Pin 69 location: 0.15
- Pin 70 location: 0.15
- Pin 71 location: 0.15
- Pin 72 location: 0.15
- Pin 73 location: 0.15
- Pin 74 location: 0.15
- Pin 75 location: 0.15
- Pin 76 location: 0.15
- Pin 77 location: 0.15
- Pin 78 location: 0.15
- Pin 79 location: 0.15
- Pin 80 location: 0.15
- Pin 81 location: 0.15
- Pin 82 location: 0.15
- Pin 83 location: 0.15
- Pin 84 location: 0.15
- Pin 85 location: 0.15
- Pin 86 location: 0.15
- Pin 87 location: 0.15
- Pin 88 location: 0.15
- Pin 89 location: 0.15
- Pin 90 location: 0.15
- Pin 91 location: 0.15
- Pin 92 location: 0.15
- Pin 93 location: 0.15
- Pin 94 location: 0.15
- Pin 95 location: 0.15
- Pin 96 location: 0.15
- Pin 97 location: 0.15
- Pin 98 location: 0.15
- Pin 99 location: 0.15
- Pin 100 location: 0.15

**Cross-section View:**

- Top width: 0.15
- Bottom width: 0.22
- Height: 0.08 TYP
- Chamfer: 4X 4°-15°
- Base width: 0.46 TYP
- Seating Plane
- Gage Plane
- Angle: 8° TYP

**Surface Texture Symbols:**

- 0.1 M (Index Area)
- 0.1 C (Top Surface)

**NOTE 5**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.

# EXAMPLE BOARD LAYOUT

DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214835/D 11/2024

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 THICK STENCIL  
 SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月