







TMUX1248

ZHCSNX2 - JULY 2021

TMUX1248 采用 1.8V 逻辑的 3Ω 低 R_{ON}、5V、2:1 (SPDT) 通用开关

1 特性

轨至轨运行

双向信号路径

兼容 1.8V 逻辑电平

失效防护逻辑

控制输入过压容差: 5.5V

低导通电阻: 3Ω

• 宽电源电压范围: 1.08V至 5.5V 工作温度范围:-40°C 至 +125°C

低电源电流:7nA 先断后合开关

2 应用

模拟和数字开关

I²C 和 SPI 总线多路复用

机架式服务器

网络接口卡 (NIC)

条形码扫描仪

楼宇自动化

模拟输入模块


电机驱动器

视频监控

电子销售终端

台式机

电器



3 说明

TMUX1248 是一种通用 2:1 单极双投 (SPDT) 开关, 支持 1.08V 至 5.5V 的宽工作范围。此器件在源极 (Sx) 和漏极 (D) 引脚上支持从 GND 到 VDD 的双向模拟和数 字信号。选择引脚 (SEL) 的状态决定连接到漏极引脚 的源极引脚。此外, TMUX1248 具有 7nA 的低电源电 流,这使器件能够在许多手持设备或低功耗应用中使 用。

先断后合开关操作可防止同时启用两个源极引脚。此功 能通过防止源极信号在开关事件期间短路,增加了系统 的稳健性。

所有逻辑输入都具有兼容 1.8V 逻辑的阈值,允许使用 低压逻辑信号进行操作。失效防护逻辑电路允许先在控 制引脚上施加电压,然后在电源引脚上施加电压,或在 电压高于电源引脚(最高为 5.5V)时施加电压,从而 保护器件免受潜在的损害。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
TMUX1248	SC70 (6)	2.00mm × 1.25mm

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。






Table of Contents

1 特性	1	7.5 Break-Before-Make	17
2 应用		7.6 Charge Injection	17
3 说明		7.7 Off Isolation	18
4 Revision History		7.8 Crosstalk	18
5 Pin Configuration and Functions		7.9 Bandwidth	
Specifications		8 Detailed Description	19
6.1 Absolute Maximum Ratings		8.1 Overview	
6.2 ESD Ratings		8.2 Functional Block Diagram	19
6.3 Recommended Operating Conditions		8.3 Feature Description	19
6.4 Thermal Information		8.4 Device Functional Modes	20
6.5 Electrical Characteristics (V _{DD} = 5 V ±10 %),		8.5 Truth Tables	
GND = 0 V unless otherwise specified.	6	9 Power Supply Recommendations	22
6.6 Electrical Characteristics (V _{DD} = 3.3 V ±10 %),		10 Layout	23
GND = 0 V unless otherwise specified	8	10.1 Layout Guidelines	
6.7 Electrical Characteristics (V _{DD} = 1.8 V ±10 %),		10.2 Layout Example	
GND = 0 V unless otherwise specified	10	11 Device and Documentation Support	<mark>2</mark> 4
6.8 Electrical Characteristics (V _{DD} = 1.2 V ±10 %),		11.1 Documentation Support	24
GND = 0 V unless otherwise specified	12	11.2 接收文档更新通知	<mark>2</mark> 4
6.9 Typical Characteristics		11.3 支持资源	24
7 Parameter Measurement Information		11.4 Trademarks	24
7.1 On-Resistance	15	11.5 Electrostatic Discharge Caution	24
7.2 Off-Leakage Current	15	11.6 术语表	
7.3 On-Leakage Current		12 Mechanical, Packaging, and Orderable	
7.4 Transition Time		Information	24

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
July 2021	*	Initial Release



5 Pin Configuration and Functions




图 5-1. DCK Package 6-Pin SC70 Top View

表 5-1. Pin Functions

	PIN					
NAME	TYPE ⁽¹⁾		DESCRIPTION ⁽²⁾			
D	4	I/O	Drain pin. Can be an input or output.			
GND	2	Р	Ground (0 V) reference.			
S1	3	I/O	Source pin 1. Can be an input or output.			
S2	1	I/O	Source pin 2. Can be an input or output.			
SEL	6	I	Select pin: controls state of the switch according to 表 8-1.			
V _{DD}	5	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connea decoupling capacitor ranging from $0.1~\mu F$ to $10~\mu F$ between V_{DD} and GND.			

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to \ddagger 8.4 for what to do with unused pins.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	- 0.5	6	V
V _{SEL} or V _{EN}	Logic control input pin voltage (SEL)	- 0.5	6	V
I _{SEL} or I _{EN}	Logic control input pin current (SEL)	- 30	30	mA
V _S or V _D	Source or drain voltage (Sx, D)	- 0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)	- 50	50	mA
I _K	Diode clamp current ⁽⁴⁾	- 30	30	mA
T _{stg}	Storage temperature	- 65	150	°C
TJ	Junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- 3) All voltages are with respect to ground, unless otherwise specified.
- (4) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

6.2 ESD Ratings

			VALUE	UNIT
V	Floatroatatic disabores	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD}	Supply voltage	1.08	5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	0	V_{DD}	V
V _{SEL}	Logic control input pin voltage (SEL)	0	5.5	V
T _A	Ambient temperature	- 40	125	°C
t _r ,t _f	Logic input pin rise and fall time		70	ns/V

6.4 Thermal Information

		TMUX1248	
	Junction-to-case (top) thermal resistance JB Junction-to-board thermal resistance JT Junction-to-top characterization parameter	DCK (SC70)	UNIT
		6 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	243.6	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	180.9	°C/W
R ₀ JB	Junction-to-board thermal resistance	106.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	89.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	106.0	°C/W

Product Folder Links: TMUX1248







6.4 Thermal Information (continued)

		TMUX1248	
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	UNIT
		6 PINS	
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2022 Texas Instruments Incorporated



6.5 Electrical Characteristics (V_{DD} = 5 V ±10 %), GND = 0 V unless otherwise specified.

at T_A = 25°C, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT	
ANALO	G SWITCH					3 5 6		
			25°C		3		Ω	
R _{ON}	On-resistance	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C			5	Ω	
		ISD - 10 IIIA	- 40°C to +125°C			5 5 6 6 5 1 1 1 5 5 5 5 5 5 5 5 5 5 5 5	Ω	
			25°C		0.15		Ω	
ΔR_{ON}	On-resistance matching between channels	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C			1	Ω	
	Grannois		- 40°C to +125°C		,	1	Ω	
			25°C		1.5		Ω	
R _{ON} FLAT	On-resistance flatness	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C		2		Ω	
FLAI			- 40°C to +125°C		3		Ω	
	Source off leakage current ⁽¹⁾	$V_{DD} = 5 \text{ V}$ Switch Off $V_{D} = 4.5 \text{ V} / 1.5 \text{ V}$ $V_{S} = 1.5 \text{ V} / 4.5 \text{ V}$	25°C		±75		nA	
-(,			- 40°C to +85°C	- 150		150	nA	
			- 40°C to +125°C	- 175		175	nA	
		V _{DD} = 5 V	25°C		±200		nA	
$I_{D(ON)}$ $I_{S(ON)}$	Channel on leakage current	Switch On	- 40°C to +85°C	- 500		500	nA	
·3(ON)		$V_D = V_S = 4.5 \text{ V} / 1 \text{ V}$	- 40°C to +125°C	- 750		750	nA	
LOGIC	INPUTS							
V _{IH}	Input logic high		-40°C to 125°C	1.42		5.5	V	
V _{IL}	Input logic low		-40°C to 125°C	0		0.87	V	
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ	
I _{IH} I _{IL}	Input leakage current		- 40°C to +125°C			±0.05	μΑ	
C _{IN}	Digital input capacitance		25°C		1		pF	
C _{IN}	Digital input capacitance		- 40°C to +125°C			2	pF	
POWER	RSUPPLY			•				
I	V _{DD} supply current	Digital Inputs = 0 V or 5.5 V	25°C		0.007		μΑ	
I _{DD}	VDD supply culterit	Digital Iliputs – 0 v ol 5.5 v	- 40°C to +125°C		<u> </u>	1.5	μA	



6.5 Electrical Characteristics (V_{DD} = 5 V ±10 %), GND = 0 V unless otherwise specified. (continued)

at T_A = 25°C, V_{DD} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	MIC CHARACTERISTICS						
			25°C		12		ns
t _{TRAN}	Switching time between channels	$V_S = 3 V$ $R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +85°C			18	ns
		11t 200 32, OL 10 pi	- 40°C to +125°C			19	ns
			25°C		8		ns
t _{OPEN}	Break before make time	$V_S = 3 V$ $R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +85°C	1			ns
(BBM)		11t 200 32, OL 10 pi	- 40°C to +125°C	1			ns
Q _C	Charge Injection	$V_S = V_{DD} / 2$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C		- 10		pC
0	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
O _{ISO}		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz	25°C		- 45		dB
V	Crosstalk	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
X _{TALK}		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz	25°C		- 45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$	25°C		250		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF

⁽¹⁾ When $\rm V_S$ is 4.5 V, $\rm V_D$ is 1.5 V or when $\rm V_S$ is 1.5 V, $\rm V_D$ is 4.5 V.



6.6 Electrical Characteristics (V_{DD} = 3.3 V ±10 %), GND = 0 V unless otherwise specified.

at $T_A = 25$ °C, $V_{DD} = 3.3 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH			1			
			25°C		4.5		Ω
R _{ON}	On-resistance	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C			12.5	Ω
		ISD TO HILL	- 40°C to +125°C			13	Ω
			25°C		0.15		Ω
∆ R _{ON}	On-resistance matching between channels	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C			1	Ω
	Charlies	ISD - 10 IIIA	- 40°C to +125°C			1	Ω
			25°C		3.5		Ω
R _{ON}	On-resistance flatness	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C		4		Ω
FLAT		ISD - 10 IIIA	- 40°C to +125°C		5		Ω
	Source off leakage current ⁽¹⁾	V _{DD} = 3.3 V Switch Off V _D = 3 V / 1 V V _S = 1 V / 3 V	25°C		±75		nA
I _{S(OFF)}			- 40°C to +85°C	- 150		150	nA
			- 40°C to +125°C	- 175	,	175	nA
		V _{DD} = 3.3 V Switch On V _D = V _S = 3 V / 1 V	25°C		±200		nA
I _{D(ON)}	Channel on leakage current		- 40°C to +85°C	- 500		500	nA
I _{S(ON)}			- 40°C to +125°C	- 750		750	nA
LOGIC	INPUTS			1	,		
V _{IH}	Input logic high		-40°C to 125°C	1.3		5.5	V
V _{IL}	Input logic low		-40°C to 125°C	0		0.8	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		- 40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		- 40°C to +125°C			2	pF
POWER	SUPPLY					'	
	V supply current	Digital Inputs = 0 V or 5.5 V	25°C		0.004		μΑ
I _{DD}	V _{DD} supply current	Digital Iliputs – 0 v ol 5.5 v	- 40°C to +125°C			0.8	μA



6.6 Electrical Characteristics (V_{DD} = 3.3 V ±10 %), GND = 0 V unless otherwise specified. (continued)

at T_A = 25°C, V_{DD} = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNA	MIC CHARACTERISTICS						
			25°C		14		ns
t _{TRAN}	Switching time between channels	$V_S = 2 V$ $R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +85°C			20	ns
		11t 200 32, OL 10 pi	- 40°C to +125°C			22	ns
			25°C		8		ns
t _{OPEN}	Break before make time	$V_S = 2 V$ $R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +85°C	1			ns
(BBM)		$R_L = 200 \Omega$, $C_L = 15 \text{ pF}$ - 40°C to +125°C					ns
Q _C	Charge Injection	$V_S = V_{DD}/2$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C	- 6			рС
	Off landation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C	- 65			dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz	25°C				dB
V	Constalle	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz	25°C		- 45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$	25°C	250		MHz	
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF

⁽¹⁾ When V_S is 3 V, V_D is 1 V or when V_S is 1 V, V_D is 3 V.



6.7 Electrical Characteristics (V_{DD} = 1.8 V ±10 %), GND = 0 V unless otherwise specified.

at T_A = 25°C, V_{DD} = 1.8 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	G SWITCH						
			25°C		40		Ω
R _{ON}	On-resistance	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C			80	Ω
			- 40°C to +125°C			80	Ω
			25°C		0.4		Ω
∆ R _{ON}	On-resistance matching between channels	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	- 40°C to +85°C			1.5	Ω
	S. Marini S. G	150 10 11/1	- 40°C to +125°C			1.5	Ω
R _{ON} FLAT	On-resistance flatness	$V_S = 0 \text{ V to } V_{DD}$ $I_{SD} = 10 \text{ mA}$	25°C		35		Ω
		V _{DD} = 1.98 V	25°C		±75		nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off V _D = 1.8 V / 1 V	- 40°C to +85°C	- 150		150	nA
		V _S = 1 V / 1.8 V	- 40°C to +125°C			175	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current		25°C		±200		nA
			- 40°C to +85°C	- 500		500	nA
·3(ON)		$V_D = V_S = 1.62 \text{ V} / 1 \text{ V}$	- 40°C to +125°C	- 750		750	nA
DIGITA	LINPUTS					1	
V _{IH}	Input logic high		- 40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		- 40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current	nput leakage current - 40°C to +125°C			±0.05	μΑ	
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		- 40°C to +125°C			2	pF
POWE	RSUPPLY						
l	V _{DD} supply current	Logic Inputs = 0 V or 5.5 V	25°C		0.002		μΑ
I _{DD}	VDD supply current	Logic Iriputs – 0 v or 5.5 v	- 40°C to +125°C			0.52	μA



6.7 Electrical Characteristics (V_{DD} = 1.8 V ±10 %), GND = 0 V unless otherwise specified. (continued)

at $T_A = 25$ °C, $V_{DD} = 1.8 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	MIC CHARACTERISTICS					'	
	Switching time between channels		25°C		24		ns
t _{TRAN}		$V_S = 1 V$ $R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +85°C			44	ns
		11t 200 32, OL 10 pi	- 40°C to +125°C			45	ns
			25°C		16		ns
t _{OPEN}	Break before make time	$V_S = 1 V$ $R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +85°C	1			ns
(BBM)		11t 200 32, OL 10 pi	- 40°C to +125°C	1			ns
Q_C	Charge Injection	$V_S = V_{DD}/2$ $R_S = 0 \Omega$, $C_L = 1 nF$	25°C	- 3			рС
0	Off landation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz	25°C		- 45		dB
V	Connectally	$R_L = 50 \Omega, C_L = 5 pF$ f = 1 MHz	25°C		- 65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz	25°C		- 45		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$	25°C	250		MHz	
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF

⁽¹⁾ When V_S is 1.8 V, V_D is 1 V or when V_S is 1 V, V_D is 1.8 V.



6.8 Electrical Characteristics (V_{DD} = 1.2 V ±10 %), GND = 0 V unless otherwise specified.

at T_A = 25°C, V_{DD} = 1.2 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	G SWITCH						
			25°C	70			Ω
R _{ON}	On-resistance	$V_S = 0 \text{ V to } V_{DD}$ $I_{DS} = 10 \text{ mA}$	- 40°C to +85°C			105	Ω
		105 10 110 1	- 40°C to +125°C			105	Ω
			25°C		0.4		Ω
∆ R _{ON}	On-resistance matching between channels	$V_S = 0 \text{ V to } V_{DD}$ $I_{DS} = 10 \text{ mA}$	- 40°C to +85°C			1.5	Ω
	S. C.	.DS	- 40°C to +125°C			1.5	Ω
R _{ON} FLAT	On-resistance flatness	$V_S = 0 \text{ V to } V_{DD}$ $I_{DS} = 10 \text{ mA}$	25°C		65		Ω
		V _{DD} = 1.32 V	25°C		±75		nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch Off V _D = 1.2 V / 1 V	- 40°C to +85°C	- 150		150	nA
		V _S = 1 V / 1.2 V	- 40°C to +125°C			175	nA
I _{D(ON)} I _{S(ON)}	Channel on leakage current	V _{DD} = 1.32 V	25°C		±200		nA
		Switch On	- 40°C to +85°C	- 500		500	nA
0(011)		$V_D = V_S = 1 V / 0.8 V$	- 40°C to +125°C	- 750		750	nA
DIGITA	L INPUTS						
V_{IH}	Input logic high		- 40°C to +125°C	0.96			V
V _{IL}	Input logic low		- 40°C to +125°C			0.36	V
l _{IH} l _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		- 40°C to +125°C			±0.10	μΑ
C _{IN}	Digital input capacitance		25°C		1		pF
C _{IN}	Digital input capacitance		- 40°C to +125°C			2	pF
POWE	RSUPPLY						<u></u>
l	V _{DD} supply current	Digital Inputs = 0 V or 5.5 V	25°C		0.0015		μΑ
I _{DD}	ADD anbbis content	Digital Iliputs – 0 v ol 5.5 v	- 40°C to +125°C			0.45	μΑ



6.8 Electrical Characteristics (V_{DD} = 1.2 V ±10 %), GND = 0 V unless otherwise specified. (continued)

at $T_A = 25$ °C, $V_{DD} = 1.2 \text{ V}$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IIC CHARACTERISTICS						
	Switching time between channels	$V_{IN} = V_{DD}$	25°C		40		ns
t _{TRAN}		V _S = 1 V	- 40°C to +85°C			175	ns
		$R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +125°C			175	ns
			25°C		27		ns
t _{OPEN} (BBM)	Break before make time	$V_S = 1 V$ $R_L = 200 \Omega, C_L = 15 pF$	- 40°C to +85°C	1			ns
(DDIVI)		11t 200 32, OL 10 pi	- 40°C to +125°C	1			ns
Q _C	Charge Injection	$V_S = (V_{DD} + V_{SS})/2$ $R_S = 0 \Omega, C_L = 1 nF$	25°C	±5			pC
0	Off lookston	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 64		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz	25°C		- 44		dB
V	Connectelle	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz	25°C		- 64		dB
X _{TALK}	Crosstalk	R _L = $50~\Omega$, C _L = $5~pF$ f = $10~MHz$ 25°C			- 44		dB
BW	Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$	25°C	250		MHz	
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		23		pF

⁽¹⁾ When V_S is 1 V, V_D is 1.2 V or when V_S is 1.2 V, V_D is 1 V.



6.9 Typical Characteristics

At $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted).





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in \mathbb{Z} 7-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




图 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

The setup used to measure off-leakage current is shown in

▼ 7-2.




图 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. $\boxed{8}$ 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the logic control signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. $\boxed{\$}$ 7-4 shows the setup used to measure transition time, denoted by the symbol $t_{TRANSITION}$.




图 7-4. Transition-Time Measurement Setup



7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay.

7-5 shows the setup used to measure break-before-make delay, denoted by the symbol topen(BBM).




图 7-5. Break-Before-Make Delay Measurement Setup

7.6 Charge Injection

The TMUX1248 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . 87-6 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




图 7-6. Charge-Injection Measurement Setup



7.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 8777 shows the setup used to measure, and the equation used to calculate off isolation.




图 7-7. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (1)

7.8 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 37-8 shows the setup used to measure, and the equation used to calculate crosstalk.




图 7-8. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)



7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 27-9 shows the setup used to measure bandwidth.




图 7-9. Bandwidth Measurement Setup

8 Detailed Description

8.1 Overview

The TMUX1248 is a 2:1 (SPDT), 1-channel switch where the input is controlled with a single select (SEL) control pin.

8.2 Functional Block Diagram




图 8-1. TMUX1248 Functional Block Diagram

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX1248 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). The device has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1248 ranges from GND to V_{DD}.



8.3.3 1.8 V Logic Compatible Inputs

The TMUX1248 has 1.8 V logic compatible control for the logic control input (SEL). The logic input threshold scales with supply but still provides 1.8 V logic control when operating at 5.5 V supply voltage. 1.8 V logic level inputs allow the TMUX1248 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches.

8.3.4 Fail-Safe Logic

The TMUX1248 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, or allows higher voltages on the SEL pin up to 5.5 V, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pin. For example, the Fail-Safe Logic feature allows the select pin of the TMUX1248 to be ramped to 5.5 V while $\text{V}_{DD} = 0 \text{ V}$. Additionally, the feature enables operation of the TMUX1248 with $\text{V}_{DD} = 1.2 \text{ V}$ while allowing the select pin to interface with a logic level of another device up to 5.5 V.

8.4 Device Functional Modes

The select (SEL) pin of the TMUX1248 controls which switch is connected to the drain of the device. When a given input is not selected, that source pin is in high impedance mode (HI-Z). The control pins can be as high as 5.5 V.

The TMUX1248 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V_{DD} in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or D) should be connected to GND.

8.5 Truth Tables

表 8-1. TMUX1248 Truth Table

CONTROL LOGIC (SEL)	Selected Source (Sx) Connected To Drain (D) Pin
0	S1
1	S2

Product Folder Links: TMUX1248



Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMUX12xx family offers good system performance across a wide operating supply (1.08 V to 5.5 V). These devices include 1.8 V logic compatible control input pins that enable operation in systems with 1.8 V I/O rails. Additionally, the control input pin supports Fail-Safe Logic which allows for operation up to 5.5 V, regardless of the state of the supply pin. This protection stops the logic pins from back-powering the supply rail. These features of the TMUX12xx, a family of general purpose multiplexers and switches, reduce system complexity, board size, and overall system cost.

9.2 Typical Application

9.2.1 Switchable Operational Amplifier Gain Setting

Another example application of the TMUX1248 is to change an Op Amp from unity gain setting to an inverting amplifier configuration. Utilizing a switch allows a system to have a configurable gain and allows the same architecture to be utilized across the board for various inputs to the system.

9-1 shows the TMUX1248 configured for gain setting application.




图 9-1. Switchable Op Amp Gain Setting

9.2.1.1 Design Requirements

This design example uses the parameters listed in $\frac{1}{8}$ 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES
Input Signal	0 V to 2.75 V
Mux Supply (V _{DD})	2.75 V
Op Amp Supply (V ₊ / V ₋)	±2.75 V
Mux I/O signal range	0 V to V _{DD} (Rail to Rail)
Control logic thresholds	1.8 V compatible (up to 5.5 V)

9.2.1.2 Detailed Design Procedure

The application shown in

9-1 demonstrates how to use a single control input and toggle between gain settings of -1 and +1. If switching between inverting and unity gain is not required, the TMUX1248 can be utilized in the feedback path to select different feedback resistors and provide scalable gain settings for configurable signal conditioning.

The TMUX1248 can be operated without any external components except for the supply decoupling capacitors. The select pin is recommended to have a pull-down or pull-up resistor to ensure the input is in a known state if the control signal becomes disconnected. All inputs to the switch must fall within the recommend operating conditions of the TMUX1248 including signal range and continuous current. For this design with a supply of 2.75 V the signal range can be 0 V to 2.75 V and the max continuous current can be 50 mA.

9.2.1.3 Application Curve




图 9-2. On-Resistance vs Source or Drain Voltage

9 Power Supply Recommendations

The TMUX1248 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



10 Layout

10.1 Layout Guidelines

10.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection primarily occurs because the width of the trace changes. At the apex of the turn, the trace width increases to 1.414 times its width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self – inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. (In 10-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 10-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

- Decouple the V_{DD} pin with a 0.1-μF capacitor, placed as close to the pin as possible. Make sure that the
 capacitor voltage rating is sufficient for the V_{DD} supply.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

10.2 Layout Example




图 10-2. TMUX1248 Layout Example



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- · Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application reports

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TMUX1248

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TMUX1248DCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	248
TMUX1248DCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	248

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月