

TPS255x-Q1 精密汽车用可调电流受限配电开关

1 特性

- 符合 AEC-Q100
 - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类 等级 H2
 - 器件组件充电模式 (CDM) ESD 分类等级 C5
- 提供功能安全
 - 可帮助进行功能安全系统设计的文档
- 满足 USB 限流要求
- 可调电流限值:500mA 至 5A (典型值)
- 4.5A 电流下的限流精度为 ±6.5% • 快速短路响应: 3.5 µs (典型值)
- 22mΩ 高侧 MOSFET
- 工作电压范围: 2.5V 至 6.5V
- 最大待机电源电流 2 µ A
- 内置软启动
- 15kV 和 8kV 系统级 ESD 能力
- 安全相关认证:
 - 通过 UL 2367 的 UL 认证
 - 通过 IEC 60950 的 CB 认证
 - 通过 IEC 62368 的 CB 认证

2 应用

汽车 USB 充电端口

3 说明

TPS2556-Q1 和 TPS2557-Q1 配电开关专门用于需要 精密电流限制,或者能够处理大电容负载和短路的汽车 应用。这些器件借助一个外部电阻器提供 500mA 至 5A(典型值)之间的可编程电流限制阈值。对电源开 关上升和下降时间的控制最大限度地减少了接通或关闭 期间的电流浪涌。


当输出负载超过限流阈值时, TPS2556-Q1 TPS2557-Q1 器件通过切换到恒定电流模式来将输出 电流限制在安全的水平上。在过流和过热情况下, FAULT 逻辑输出为低电平有效。

与 TPS2511-Q1 或 TPS2513A-Q1 一同使用,可实现 一款低功耗、符合汽车标准的 USB 充电端口解决方 案。此解决方案能够为目前普遍使用的手机和平板电脑 充电。

器件信息

订货编号	封装 ⁽¹⁾	封装尺寸
TPS2556QDRB	S-PVSON (8)	3mm x 3mm
TPS2557QDRB	S-PVSON (8)	3mm x 3mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



作为单端口汽车 USB 充电端口电源开关的典型应用



Table of Contents

Į	able of	Contents	
1 特性	1	9.2 Functional Block Diagram	9
		9.3 Feature Description	
		9.4 Device Functional Modes	10
4 Revision History		10 Applications and Implementation	
5 Device Comparison Table		10.1 Application Information	12
6 Terminal Configuration and Functions		10.2 Typical Application, Design for Current Limit	12
7 Specifications		11 Power Supply Recommendations	
7.1 Absolute Maximum Ratings	3	12 Layout	
7.2 Handling Ratings		12.1 Layout Guidelines	
7.3 Recommended Operating Conditions		12.2 Layout Example	
7.4 Thermal Information		13 Device and Documentation Support	
7.5 Electrical Characteristics	<mark>5</mark>	13.1 Related Links	
7.6 Switching Characteristics	<mark>5</mark>	13.2 Trademarks	
7.7 Typical Characteristics	6	13.3 Electrostatic Discharge Caution	
8 Parameter Measurement Information	7	13.4 Glossary	19
9 Detailed Description	8	14 Mechanical, Packaging, and Orderable	
9.1 Overview	8	Information	20
		· · · · · · · · · · · · · · · · · · ·	Page
• 同特性部分添加了功能安全链接和安全相关	:认证项目:	符号	1
• 更新了整个文档的表、图和交叉参考的编号	格式		1
Changes from Revision * (March 2014) to R	evision A	(March 2014)	Page
• 将"说明"中的器件型号从 TPS2511-Q 更起	 玖为 TPS2	2511-Q1	1
 Changed CURRENT LIMIT values in Electr 	rical Chara	acteristics table	5
_			



5 Device Comparison Table

DEVICE	MAX. OPERATING CURRENT (A)	OUTPUTS	ENABLES	TYPICAL r _{DS(on)} (m Ω)
TPS2556-Q1	5	1	Active-low	22
TPS2557-Q1	5	1	Active-high	22
TPS2561A-Q1	2.5	2	Active-high	44

6 Terminal Configuration and Functions




图 6-1. 8-Terminal S-PVSON With Thermal Pad DRB Package (Top View)

Terminal Functions

	TERMINAL		I/O	DESCRIPTION
NAME	TPS2556-Q1	TPS2557-Q1		DESCRIPTION
EN	4	-	I	Enable input, logic low turns on power switch.
EN	-	4	I	Enable input, logic high turns on power switch.
GND	1	1	-	Ground connection; connect externally to PowerPAD.
IN	2, 3	2, 3	Input voltage; connect a 0.1 μ F or greater ceramic capa IN to GND as close to the IC as possible.	
FAULT	8	8	0	Active-low open-drain output, asserted during overcurrent or overtemperature conditions.
OUT	6, 7	6, 7	0	Power-switch output.
ILIM	5	5	0	External resistor used to set current-limit threshold; recommended 20 k $\Omega \leqslant R_{(ILIM)} \leqslant$ 187 k Ω .
Thermal pad	-	-	-	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect therma pad to GND terminal externally.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted⁽¹⁾ (2)

		MIN	MAX ⁽²⁾	UNIT
	Voltage range on IN, OUT, EN or EN, ILIM, FAULT	- 0.3	7	V
	Voltage range from IN to OUT	- 7	7	V
I	Continuous output current			
	Continuous FAULT sink current		25	mA
	ILIM source current		Internally limited	mA
T_{J}	Maximum junction temperature	- 40	Internally limited	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under



Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND unless otherwise noted.

7.2 Handling Ratings

PARAMETER				MAX	UNIT
T _{stg}	Storage temperature range			150	°C
Human-body model (HBM) ESD stress voltage ⁽²⁾			- 2	2	kV
V (1)	Charged-device model (CDM) ESD stress voltage ⁽³⁾		- 750	750	V
V _(ESD) (1)	System level ⁽⁴⁾	Contact discharge	- 8	8	kV
	System levely	Air discharge	- 15	15	K V

- (1) Electrostatic discharge (ESD) to measure device sensitivity or immunity to damage caused by assembly-line electrostatic discharges into the device.
- (2) The passing level per AEC-Q100 Classification H2.
- (3) The passing level per AEC-Q100 Classification C5.
- (4) Surges per EN61000-4-2, 1999 applied between USB connection for V_(BUS) and ground of the TPS2556EVM (HPA423, replacing TPS2556 with TPS2556-Q1) evaluation module (SLUU393). These were the test levels, not the failure threshold.

7.3 Recommended Operating Conditions

				MIN	MAX	UNIT
V _(IN)	Input voltage, IN			2.5	6.5	V
V _(EN)	Enable voltage	TPS2556-Q1		0	6.5	V
V _(EN)	Enable voltage	TPS2557-Q1		0	6.5	V
V _{IH}	H High-level input voltage on EN or EN 1.1			V		
V _{IL}	Low-level input voltage on EN or EN				0.66	V
I _(OUT)	Continuous output current, OUT			0	5	Α
	Continuous FAULT sink current			0	10	mA
T _J	Operating junction temperature		- 40	125	°C	
R _(ILIM)	Recommendedlimit-resistor range			20	187	kΩ

7.4 Thermal Information

		TPS2556-Q1, TPS2557-Q1	
	THERMAL METRIC ⁽¹⁾	DRB	UNIT
		8 TERMINALS	
R ₀ JA	Junction-to-ambient thermal resistance	41.5	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	56	°C/W
R ₀ JB	Junction-to-board thermal resistance	16.4	°C/W
ΨJT	Junction-to-top characterization parameter	0.7	°C/W
ψ ЈВ	Junction-to-board characterization parameter	16.5	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	3.5	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

Submit Document Feedback



7.5 Electrical Characteristics

over recommended operating conditions, $V_{\overline{EN}} = 0 \text{ V}$, or $V_{EN} = V_{IN}$ (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS ⁽¹⁾		TYP	MAX	UNIT
POWER S	SWITCH						
	Static drain-source on-state	T _J = 25°C			22	25	
r _{DS(on)}	resistance	-40 °C \leq T _J \leq 125°C				35	mΩ
ENABLE	INPUT EN OR EN	1		· · · · · · · · · · · · · · · · · · ·			
	Enable terminal turnon or turnoff threshold			0.66		1.1	V
	Hysteresis				55 ⁽²⁾		mV
I _(EN)	Input current	V _(EN) = 0 V or 6.5 V, or V _(EN) =	$V_{(EN)} = 0 \text{ V or } 6.5 \text{ V, or } V_{(EN)} = 0 \text{ V or } 6.5 \text{ V}$			0.5	μА
CURREN	T LIMIT	•		•			
			R _(ILIM) = 24.9 kΩ	4180	4500	4745	
Ios	Current-limit threshold (maximum dc output current I _(OUT) delivered to load) and short-circuit current, OUT connected to GND		$R_{\text{(ILIM)}} = 61.9 \text{ k}\Omega$	1610	1805	1980	mA
	,		$R_{\text{(ILIM)}} = 100 \text{ k}\Omega$		1110	1270	
SUPPLY (CURRENT						
I _(IN_off)	Supply current, low-level output	V _(IN) = 6.5 V, no load on OUT,	V _(EN) = 6.5 V or V _(EN) = 0 V		0.1	2.5	μА
	Supply current, high-level output	V _(IN) = 6.5 V, no load on OUT	R _(ILIM) = 24.9 kΩ		95	120	μ А
I _(IN_on)			R _(ILIM) = 100 kΩ		85	110	μА
I _(REV)	Reverse leakage current	V _(OUT) = 6.5 V, V _{IN} = 0 V	T _J = 25 °C		0.01	1	μА
UNDERVO	OLTAGE LOCKOUT						
V _(UVLO)	Low-level input voltage, IN	V _(IN) rising			2.35	2.45	V
	Hysteresis, IN				35 ⁽²⁾		mV
FAULT FL	_AG	•		,			
V _{OL}	Output low voltage, FAULT	I _(FAULT) = 1 mA				180	mV
	Off-state leakage	V _(FAULT) = 6.5 V				1	μА
	FAULT deglitch	FAULT assertion or de-assertion	on due to overcurrent condition	6	9	13	ms
THERMAI	L SHUTDOWN						
T _(OTSD2)	Thermal shutdown threshold			155			°C
T _(OTSD)	Thermal shutdown threshold in current-limit			135			°C
	Hysteresis				20 ⁽²⁾		°C

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

7.6 Switching Characteristics


				MIN	TYP	MAX	UNIT
4	Diag time autout	V _{IN} = 6.5 V		2	3	4	
t _r Rise time, output	Rise time, output	V _{IN} = 2.5 V	$C_L = 1 \mu F, R_L = 100 \Omega,$	1	2	3	ma
	Fall time, output	V _{IN} = 6.5 V	(see 图 8-1)	0.6	0.8	1.0	ms
t _f	raii time, output	V _{IN} = 2.5 V			0.6	0.8	
t _{on}	Turnon time	C -1 :: F B -	100 0 (000 図 9.4)			9	ms
t _{off}	Turnoff time	C_L = 1 μF, R_L = 100 Ω , (see $\boxed{8}$ 8-1)				6	ms
t _(IOS)	Response time to short circuit	V _(IN) = 5 V (see	V _(IN) = 5 V (see 图 8-2)		3.5 ⁽¹⁾		μs


(1) These parameters are provided for reference only, and do no constitute part of TI's published specifications for purposes of TI's product warranty

⁽²⁾ These parameters are provided for reference only, and do no constitute part of TI's published specifications for purposes of TI's product warranty.



7.7 Typical Characteristics





8 Parameter Measurement Information




图 8-1. Test Circuit and Voltage Waveforms




图 8-2. Response Time to Short-Circuit Waveform







图 8-3. Output Voltage Versus Current-Limit Threshold

9 Detailed Description

9.1 Overview

The TPS2556-Q1 and TPS2557-Q1 are current-limited, power-distribution switches using N-channel MOSFETs for applications that might encounter short circuits or heavy capacitive loads . This device allows the user to program the current-limit threshold between 500 mA and 5 A (typical) via an external resistor. This device incorporates an internal charge pump and the gate-drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. The TPS2556-Q1 and TPS2557-Q1 family limits the output current to the programmed current-limit threshold I_{OS} during an overcurrent or short-circuit event by reducing the charge-pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. The result of limiting the output current to I_{OS} reduces the output voltage at OUT by no longer fully enhancing the N-channel MOSFET.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Overcurrent Conditions

The TPS2556-Q1 and TPS2557-Q1 devices respond to overcurrent conditions by limiting their output current to I_{OS} . On detecting an overcurrent condition, the device maintains a constant output current, and the output voltage reduces accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present on a powered-up and enabled device. With the output voltage held near zero potential with respect to ground, the TPS2556-Q1 or TPS2557-Q1 device ramps the output current to I_{OS} . The TPS2556-Q1 and TPS2557-Q1 devices limit the current to I_{OS} until removal of the overload condition or until the device begins to cycle thermally.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time $t_{(IOS)}$ (see \boxtimes 8-2). Overdriving the current-sense amplifier during this time and momentarily disables the internal N-channel MOSFET. The current-sense amplifier recovers and ramps the output current to I_{OS} . Similar to the previous case, the TPS2556-Q1 and TPS2557-Q1 devices limit the current to I_{OS} until removal of the overload condition or until the device begins to cycle thermally.

The TPS2556-Q1 and TPS2557-Q1 cycle thermally if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (minimum) while in current limit. The device remains off until the junction temperature cools 20°C (typical) and then restarts. The TPS2556-Q1 and TPS2557-Q1 cycle on and off until removal of the overload (see 图 10-7).

9.3.2 FAULT Response

Assertion (active-low) of the FAULT open-drain output occurs during an overcurrent or overtemperature condition. The TPS2556-Q1 and TPS2557-Q1 devices assert the FAULT signal until removal of the fault condition and the resumption of normal device operation. Design of the TPS2556-Q1 and TPS2557-Q1 devices eliminates false FAULT reporting by using an internal delay (9-ms typical) deglitch circuit for overcurrent conditions without the need for external circuitry. This avoids accidental FAULT assertion due to normal operation, such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limit-induced fault conditions. Deglitching of the FAULT signal does not occur when an overtemperature condition disables the MOSFET, but does occur after the device has cooled and begins to turn on. This unidirectional deglitch prevents FAULT oscillation during an overtemperature event.

9.3.3 Thermal Sense

The TPS2556-Q1 and TPS2557-Q1 devices self-protect by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS2556-Q1 and TPS2557-Q1 devices operate in constant-current

mode during an overcurrent condition, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD) turns off the power switch when the die temperature exceeds 135°C (min) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS2556-Q1 and TPS2557-Q1 devices also have a second thermal sensor (OTSD2). This thermal sensor turns off the power switch when the die temperature exceeds 155°C (minimum) regardless of whether the power switch is in current limit, and turns on the power switch after the device has cooled approximately 20°C. The TPS2556-Q1 and TPS2557-Q1 devices continue to cycle off and on until the fault is removed.

9.4 Device Functional Modes

9.4.1 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on-and-off cycling due to input voltage droop during turnon.

9.4.2 Enable (EN OR EN)

The logic enable controls the power switch and device supply current. The supply current is reduced to less than $2 \mu A$ when a logic high is present on \overline{EN} or when a logic low is present on EN. A logic low input on \overline{EN} or a logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

9.4.3 Auto-Retry Functionality

Some applications require that an overcurrent condition disable the device momentarily during a fault condition and re-enables it after a preset time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, FAULT pulls EN low. Pulling EN below the turnoff threshold disables the part is disabled, and FAULT goes into the high-impedance state, allowing C_{RETRY} to begin charging. The device re-enables when the voltage on EN reaches the turnon threshold. The resistor-capacitor time constant determines the auto-retry time. The device continues to cycle in this manner until removal of the fault condition.




图 9-1. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable and disable with an external logic signal.

9-2 shows how an external logic signal can drive EN through R_{FAULT} and maintain auto-retry functionality. The resistor-capacitor time constant determines the auto-retry time-out period.




图 9-2. Auto-Retry Functionality With External EN Signal

9.4.4 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions.

§ 9-3 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see Programming the Current-Limit Threshold). A logic-level input enables and disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. One can use additional MOSFET and resistor combinations in parallel with Q1 and R2 to increase the number of additional current-limit levels.

CAUTION

Never drive ILIM directly with an external signal.




图 9-3. Two-Level Current-Limit Circuit

10 Applications and Implementation

10.1 Application Information

The devices are current-limited, power-distribution switches. They limit the output current to I_{OS} when encountering short circuits or heavy capacitive loads.

10.2 Typical Application, Design for Current Limit

The use of the TPS2556-Q1 and TPS2557-Q1 devices is as a power switch to limit the output current. FAULT is an open drain pulled high to $V_{(IN)}$ with a resistor, a host can use to monitor overcurrent or thermal shutdown.




图 10-1. Application Schematic for Current Limit, TPS2556-Q1

10.2.1 Design Requirements

For this design example, use the following as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	5 V
Minimum current limit	3 A
Maximum current limit	5 A

表 10-1. Design Parameters

10.2.2 Detailed Design Procedure

10.2.2.1 Determine Design Parameters

Beginning the design process requires deciding on a few parameters. The designer must know the following:

- Input voltage
- · Minimum current limit
- Maximum current limit

10.2.2.2 Programming the Current-Limit Threshold

The overcurrent threshold is user-programmable via an external resistor. The TPS2556-Q1 and TPS2557-Q1 devices use an internal regulation loop to provide a regulated voltage on the ILIM terminal. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for $R_{\rm ILIM}$ is $20~k\Omega \leqslant R_{\rm (ILIM)} \leqslant 187~k\Omega$ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit be above a certain current level or that the maximum current limit be below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for $R_{\rm ILIM}$. The following equations approximate the resulting overcurrent threshold for a given value of external resistor $R_{\rm ILIM}$. Consult the Electrical Characteristics table for specific current-limit settings. The traces routing the $R_{\rm ILIM}$ resistor to the TPS2556-Q1 and TPS2557-Q1 devices should be as short as possible to reduce parasitic effects on the current-limit accuracy.

(1)



$$\begin{split} I_{OS(max)}(mA) &= \frac{101810 \text{ V}}{R_{(ILIM)}^{0.9538} \text{ k}\Omega} \\ I_{OS(nom)}(mA) &= \frac{113849 \text{ V}}{R_{(ILIM)}^{1.0049} \text{ k}\Omega} \\ I_{OS(min)}(mA) &= \frac{125477 \text{ V}}{R_{(ILIM)}^{1.058} \text{ k}\Omega} \end{split}$$




图 10-2. Current-Limit Threshold versus R_(ILIM)

10.2.2.3 Selecting Current-Limit Resistor 1

Some applications require that current limiting not occur below a certain threshold. For this example, assume that 3 A must be delivered to the load so that the minimum desired current-limit threshold is 3 000 mA. Use the I_{OS} equations and $\boxed{8}$ 10-2 to select $R_{(ILIM)}$.

$$\begin{split} I_{OS(min)}(mA) &= 3\,000\,\,\text{mA} \\ I_{OS(min)}(mA) &= \frac{125\,477\,\,\text{V}}{\text{R}_{(ILIM)}^{1.058}\,\text{k}\Omega} \\ R_{(ILIM)}(k\Omega) &= \left(\frac{125\,477\,\,\text{V}}{\text{I}_{OS(min)}\,\,\text{mA}}\right)^{\frac{1}{1.058}} \end{split}$$

$$R_{(ILIM)}(k\Omega) = 34\,\,\text{k}\Omega \tag{2}$$

Select the closest 1% resistor less than the calculated value: $R_{(ILIM)}$ = 33.6 k Ω . This sets the minimum current-limit threshold at 3 000 mA . Use the I_{OS} equations, \boxtimes 10-2, and the previously calculated value for $R_{(ILIM)}$ to calculate the maximum resulting current-limit threshold.

$$\begin{split} R_{\text{ILIM}}(k\Omega) &= 33.6 \text{ k}\Omega \\ I_{\text{OS(max)}}(\text{mA}) &= \frac{101810 \text{ V}}{R_{\text{(ILIM)}}^{0.9538} \text{ k}\Omega} \\ I_{\text{OS(max)}}(\text{mA}) &= \frac{101810 \text{ V}}{33.6^{0.9538} \text{ k}\Omega} \\ I_{\text{OS(max)}}(\text{mA}) &= 3564 \text{ mA} \end{split}$$

The resulting maximum current-limit threshold is 3 564 mA with a 33.6-k Ω resistor.

10.2.2.4 Selecting Current-Limit Resistor 2

Some applications require that current limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 5,000 mA to protect an upstream power supply. Use the I_{OS} equations and $\boxed{8}$ 10-2 to select $R_{(ILIM)}$.

$$\begin{split} I_{OS(max)}(mA) &= 5\,000 \text{ mA} \\ I_{OS(max)}(mA) &= \frac{101\,810 \text{ V}}{\text{R}_{(ILIM)}^{0.9538} \text{ k}\Omega} \\ R_{(ILIM)}(k\Omega) &= \left(\frac{101\,810 \text{ V}}{\text{I}_{OS(max)} \text{ mA}}\right)^{\frac{1}{0.9538}} \\ R_{(ILIM)}(k\Omega) &= 23.6 \text{ k}\Omega \end{split}$$
 (4)

Select the closest 1% resistor greater than the calculated value: $R_{(ILIM)} = 23.7 \text{ k}\Omega$. This sets the maximum current-limit threshold at 5 000 mA . Use the I_{OS} equations, \boxtimes 10-2, and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

$$R_{(ILIM)}(k\Omega) = 23.7 \text{ k}\Omega$$

$$I_{OS(min)}(mA) = \frac{125 477 \text{ V}}{R_{(ILIM)}^{1.058}}$$

$$I_{OS(min)}(mA) = \frac{125 477 \text{ V}}{23.7^{1.058}}$$

$$I_{OS(min)}(mA) = 4 406 \text{ mA}$$
(5)

The resulting minimum current-limit threshold is 4 406 mA with a 23.7-k Ω resistor.

10.2.2.5 Accounting for Resistor Tolerance

The previous sections described the selection of R_{ILIM} given certain application requirements and the importance of understanding the current-limit threshold tolerance. The analysis focused only on the TPS2556-Q1 and TPS2557-Q1 device performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional R_{ILIM} resistance tolerance directly affects the current-limit threshold accuracy at a system level. The following table shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the foregoing application examples. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the I_{OS} equations to calculate the threshold limits. It is important to use tighter tolerance resistors, for example 0.5% or 0.1%, when precision current limiting is desirable.

表	10-2.	Common	RILIM	Resistor	Selections
---	-------	--------	--------------	----------	------------

Desired Nominal	Ideal Resistor	Closest 1%	Resistor	Tolerance	Actual Limits			
Current Limit (mA)	(kΩ)	Resistor (kΩ)	1% low (kΩ)	1% high (kΩ)	I _{OS} MIN (mA)	I _{OS} NOM (mA)	I _{OS} MAX (mA)	
750	148.1	147	145.5	148.5	632	756	881	
1000	111.3	110	108.9	111.1	859	1011	1161	
1250	89.1	88.7	87.8	89.6	1079	1256	1426	
1500	74.3	75	74.3	75.8	1289	1486	1673	
1750	63.7	63.4	62.8	64.0	1540	1760	1964	
2000	55.8	56.2	55.6	56.8	1749	1986	2203	
2250	49.6	49.9	49.4	50.4	1983	2238	2468	
2500	44.7	44.2	43.8	44.6	2255	2528	2770	
2750	40.7	40.2	39.8	40.6	2493	2781	3033	
3000	37.3	37.4	37.0	37.8	2691	2991	3249	
3250	34.4	34.8	34.5	35.1	2904	3215	3480	
3500	32.0	31.6	31.3	31.9	3216	3542	3816	
3750	29.9	30.1	29.8	30.4	3386	3720	3997	
4000	28.0	28	27.7	28.3	3655	4000	4282	
4250	26.4	26.1	25.8	26.4	3937	4293	4579	
4500	24.9	24.9	24.7	25.1	4138	4501	4789	
4750	23.6	23.7	23.5	23.9	4360	4730	5020	
5000	22.4	22.6	22.4	22.8	4585	4961	5253	
5250	21.4	21.5	21.3	21.7	4834	5216	5509	
5500	20.4	20.5	20.3	20.7	5083	5472	5765	

10.2.2.6 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The following analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system-level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices that dissipate power. Good thermal design practice must include all system-level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, calculate the power dissipation by:

$$P_D = r_{DS(on)} \times I_{OUT}^2$$

where:

P_D = Total power dissipation (W)

 $r_{DS(on)}$ = Power-switch on-resistance (Ω)

 $I_{(OUT)}$ = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where:


 T_A = Ambient temperature (°C)

 $R_{\theta JA}$ = Thermal resistance (°C/W)


P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the $refined\ r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance R $_{\theta\ JA}$, and thermal resistance is highly dependent on the individual package and board layout. The Thermal Information table lists thermal resistances of the device that one can use to help calculate the thermal performance of the board design.

10.2.3 Application Curves







11 Power Supply Recommendations

Design of the devices is for operation from an input voltage supply range of 2.5 V to 6.5 V. The current capability of the power supply should exceed the maximum current limit of the power switch.



12 Layout

12.1 Layout Guidelines

- For all applications, TI recommends a 0.1-µF or greater ceramic bypass capacitor between IN and GND as
 close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to
 power-supply transients. The application may require additional input capacitance on the input to prevent
 voltage overshoot from exceeding the absolute-maximum voltage of the device during heavy transient
 conditions.
- Output capacitance is not required, but TI recommends placing a high-value electrolytic capacitor on the output pin when there is an expectation of large transient currents on the output.
- The traces routing the R_{ILIM} resistor to the device should be as short as possible to reduce parasitic effects on the current limit accuracy.
- Connect the thermal pad directly to PCB ground plane using wide and short copper trace.

12.2 Layout Example

VIA to Power Ground Plane




图 12-1. TPS2556-Q1 and TPS2557-Q1 Board Layout

13 Device and Documentation Support

13.1 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 13-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS2556-Q1	Click here	Click here	Click here	Click here	Click here	
TPS2557-Q1	Click here	Click here	Click here	Click here	Click here	

13.2 Trademarks

所有商标均为其各自所有者的财产。

13.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



14 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document.

31-Oct-2025

www.ti.com

DACKAGING INFORMATION

Г	H	C	NA	GII	NG	ШАГ	OL	INIW	111	CIN

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS2556QDRBRQ1	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2556QDRBRQ1.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2556QDRBTQ1	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2556QDRBTQ1.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2556Q
TPS2557QDRBRQ1	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q
TPS2557QDRBRQ1.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q
TPS2557QDRBTQ1	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q
TPS2557QDRBTQ1.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2557Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2556-Q1, TPS2557-Q1:

● Catalog : TPS2556, TPS2557


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2556QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2556QDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2557QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2557QDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 20-Apr-2023



*All dimensions are nominal

7 til dilliolollollo al o llollilla							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2556QDRBRQ1	SON	DRB	8	3000	346.0	346.0	33.0
TPS2556QDRBTQ1	SON	DRB	8	250	210.0	185.0	35.0
TPS2557QDRBRQ1	SON	DRB	8	3000	346.0	346.0	33.0
TPS2557QDRBTQ1	SON	DRB	8	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月