











ZHCSHF4J -MAY 2004-REVISED JANUARY 2018

**TPS51116** 

# TPS51116 全套 DDR、DDR2、DDR3、DDR3L、LPDDR3 和 DDR4 电源解决方案

## 同步降压控制器、3A LDO、缓冲基准

## 1 特性

- 同步降压控制器 (VDDQ)
  - 宽输入电压范围: 3.0V 至 28V
  - 负载阶跃响应为 100ns 的 D-CAP™ 模式
  - 电流模式选项支持陶瓷输出电容器
  - 支持 S4/S5 状态内的软关闭
  - 利用R<sub>DS(on)</sub> 或电阻器进行电流检测
  - 2.5V (DDR)、1.8V (DDR2),可调节至 1.5V (DDR3)、1.35V (DDR3L)、1.2V (LPDDR3 和 DDR4)或 输出范围 0.75V 至 3.0V
  - 配备有电源正常、过压保护和欠压保护
- 3A LDO (VTT), 经缓冲基准 (VREF)
  - 拉电流和灌电流的能力达到 3A
  - 提供 LDO 输入以优化功率损耗
  - 只需 20uF 陶瓷输出电容器
  - 经缓冲的低噪声 10mA VREF 输出
  - 针对 VREF 和 VTT 的 ±20mV 精度
  - 在 S3 中支持高阻抗 (high-Z), 在 S4/S5 中支持 软关闭
  - 热关断


## 2 应用

- DDR/DDR2/DDR3/DDR3L/LPDDR3/DDR4 存储器 电源
- SSTL-2、SSTL-18、SSTL-15 和 HSTL 终端

#### 3 说明

TPS51116 提供一个用于 DDR/SSTL-2、DDR2/SSTL-18、DDR3/SSTL-15、DDR3L、LPDDR3 和 DDR4 内 存系统的完整电源。它集成了一个具有 3A 拉电流/灌 电流跟踪线性稳压器和经缓冲的低噪声基准的同步降压 控制器。该器件在空间受限的系统中提供最低的总解决 方案成本。同步控制器运行具有自适应接通时间控制的 定频 400kHz、伪恒定频率脉宽调制 (PWM), 此控制 可在 D-CAP 中配置™易于使用和最快瞬态响应或者电 流模式以支持陶瓷输出电容器。3A 拉电流/灌电流 LDO 只需  $20\mu F$  (2 ×  $10\mu F$ ) 陶瓷输出电容器即可保持 快速瞬态响应。此外, LDO 电源输入是外部可用的, 这样可大大减少总体功耗。该器件支持所有睡眠状态控 制,此类控制在S3(挂起到RAM)中将VTT置于 high-Z 状态并且在 S4/S5(挂起到硬盘)中将 VDDQ、VTT 和 VTTREF(软关闭)放电。该器件还 具有全部保护 特性, 包括热关断保护, 并且提供 20 引脚 HTSSOP PowerPAD™封装和 24 引脚 4 x 4 QFN 封装。

## 4 典型应用





目	录
,	

1	特性1		8.3 Feature Description	19
2	应用 1		8.4 Device Functional Modes	24
3		9	Application and Implementation	28
4	典型应用1		9.1 Application Information	28
5	修订历史记录		9.2 DDR3 Application With Current Mode	28
6	Pin Configuration and Functions		9.3 DDR3 Application With D-CAP™ Mode	32
7	_	10	Power Supply Recommendations	33
′	Specifications	11	Layout	34
	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
	7.2 ESD Ratings		11.2 Layout Example	
	7.4 Dissipation Ratings5	12	器件和文档支持	36
	7.5 Thermal Information		12.1 接收文档更新通知	
	7.6 Electrical Characteristics 5		12.2 社区资源	36
	7.7 Typical Characteristics 9		12.3 商标	36
8	Detailed Description		12.4 静电放电警告	36
O	8.1 Overview		12.5 Glossary	36
	8.2 Functional Block Diagram	13	机械、封装和可订购信息	37
	0.2 I difetional block blagfam			

## 5 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

#### Changes from Revision I (March 2012) to Revision J

Page

•	Clarified graphs in Typical Characteristics section	9
•	已添加 整个数据表的 DDR4 工作模式说明和规格	1
•	已添加 引脚配置和功能部分、ESD 额定值表、特性 说明部分、器件功能模式、应用和实施部分、电源建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	1


## Changes from Revision H (July 2009) to Revision I

Page

•	已添加 向 特性 部分添加了澄清说明	. 1
•	已添加 将"SSTL-15"添加到了 应用 部分	. 1
•	已添加 "LPDDR3"添加到标题和说明部分	. 1
•	Added references to "LPDDR3 " to the Detailed Description section	19
•	Added clarity to Figure 34	21



## 6 Pin Configuration and Functions



#### **Pin Functions**

NAME	N	NO.		DESCRIPTION			
NAME	PWP	RGE	I/O	DESCRIPTION			
COMP	8	6	I/O	Output of the transconductance amplifier for phase compensation. Connect to V5IN pin to disable $g_M$ amplifier and use D-CAP mode.			
CS	15	16	I/O	Current sense comparator input (-) for resistor current sense scheme. Or overcurrent trip voltage setting input for R <sub>DS(on)</sub> current sense scheme if connected to V5IN (PWP), V5FILT (RGE) through the voltage setting resistor.			
DRVH	19	21	0	Switching (high-side) MOSFET gate-drive output.			
DRVL	17	19	0	Rectifying (low-side) MOSFET gate-drive output.			
GND	5	3	-	Signal ground. Connect to negative terminal of the VTT LDO output capacitor.			
CS_GND	-	17	_	Current sense comparator input (+) and ground for powergood circuit.			
LL	18	20	I/O	Switching (high-side) MOSFET gate driver return. Current sense comparator input (-) for R <sub>DS(on)</sub> current sense.			
MODE	6	4	1	Discharge mode setting pin. See VDDQ and VTT Discharge Control section.			
NC		7	-	No connect			
INC	_	12	_	No connect.			
PGND	16	18	_	Ground for rectifying (low-side) MOSFET gate driver (PWP, RGE). Also current sense comparator input(+) and ground for powergood circuit (PWP).			
PGOOD	13	13	0	Powergood signal open drain output, In HIGH state when VDDQ output voltage is within the target range.			
S3	11	10	1	S3 signal input.			
S5	12	11	1	S5 signal input.			
V5IN	14	15	I	5-V power supply input for internal circuits (PWP) and MOSFET gate drivers (PWP, RGE).			
V5FILT	-	14	1	Filtered 5-V power supply input for internal circuits. Connect R-C network from V5IN to V5FILT.			
VBST	20	22	I/O	Switching (high-side) MOSFET driver bootstrap voltage input.			
VDDQSET	10	9	I	VDDQ output voltage setting pin. See VDDQ Output Voltage Selection section.			
VDDQSNS	9	8	I/O	VDDQ reference input for VTT and VTTREF. Power supply for the VTTREF. Discharge current sinking terminal for VDDQ Non-tracking discharge. Output voltage feedback input for VDDQ output if VDDQSET pin is connected to V5IN or GND.			
VLDOIN	1	23	I	Power supply for the VTT LDO.			



#### Pin Functions (continued)

NAME	NO.		1/0	DESCRIPTION
NAME	PWP	RGE	1/0	DESCRIPTION
VTT	2	24	0	Power output for the VTT LDO.
VTTGND	3	1	-	Power ground output for the VTT LDO.
VTTREF	7	5	0	VTTREF buffered reference output.
VTTSNS			1	Voltage sense input for the VTT LDO. Connect to plus terminal of the VTT LDO output capacitor.

## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V <sub>IN</sub>		VBST	-0.3	36		
		VBST wrt LL	-0.3	6	V	
	Input voltage range	CS, MODE, S3, S5, VTTSNS, VDDQSNS, V5IN, VLDOIN, VDDQSET, V5FILT	-0.3	6		
		PGND, VTTGND, CS_GND	-0.3	0.3		
		DRVH	-1.0	36		
$V_{OUT}$	Output voltage range	LL	-1.0	30	V	
		COMP, DRVL, PGOOD, VTT, VTTREF	-0.3	6		
T <sub>A</sub>	Operating ambient temperat	ure range	-40	85	00	
T <sub>stg</sub>	Storage temperature		-55	150	150 °C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V5IN, V5FILT		4.75	5.25	V
	VBST, DRVH	-0.1	34	
	LL	-0.6	28	
	VLDOIN, VTT, VTTSNS, VDDQSNS	-0.1	3.6	V
Voltage range	VTTREF	-0.1	1.8	
	PGND, VTTGND, CS_GND	-0.1	0.1	
	S3, S5, MODE, VDDQSET, CS, COMP, PGOOD, DRVL	-0.1	5.25	
Operating free-air temperature, T <sub>A</sub>		-40	85	°C



## 7.4 Dissipation Ratings

PACKAGE	T <sub>A</sub> < 25°C POWER RATING (W)	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$ (mW/°C)	T <sub>A</sub> = 85°C POWER RATING (W)	
20-pin PWP	2.53	25.3	1.01	
24-pin RGE	2.20	22.0	0.88	

#### 7.5 Thermal Information

		TPS5	TPS51116		
	THERMAL METRIC <sup>(1)</sup>	PWP HTSSOP	RGE QFN	UNIT	
		20	24		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.2	35.3	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.4	41.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	23.9	12.9	°C/W	
ΨЈΤ	Junction-to-top characterization parameter	1.1	07	°C/W	
ΨЈВ	Junction-to-board characterization parameter	23.7	12.9	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.6	3.6	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.6 Electrical Characteristics

over operating free-air temperature range V<sub>VSIN</sub> = 5 V. VLDOIN is connected to VDDQ output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY CUR	RENT						
I <sub>V5IN1</sub>	Supply current 1, V5IN <sup>(1)</sup>	$T_A = 25$ °C, No load, $V_{S3} = V_{S5} = 5$ V, COMP connected to capacitor		0.8	2	mA	
I <sub>V5IN2</sub>	Supply current 2, V5IN <sup>(1)</sup>	$T_A = 25$ °C, No load, $V_{S3} = 0$ V, $V_{S5} = 5$ V, COMP connected to capacitor		300	600		
I <sub>V5IN3</sub>	Supply current 3, V5IN <sup>(1)</sup>	$T_A = 25$ °C, No load, $V_{S3} = 0$ V, $V_{S5} = 5$ V, $V_{COMP} = 5$ V		240	500	μΑ	
I <sub>V5INSDN</sub>	Shutdown current, V5IN <sup>(1)</sup>	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 0 V		0.1	1.0		
I <sub>VLDOIN1</sub>	Supply current 1, VLDOIN	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 5 V		1	10		
I <sub>VLDOIN2</sub>	Supply current 2, VLDOIN	$T_A = 25$ °C, No load, $V_{S3} = 5$ V, $V_{S5} = 0$ V,		0.1	10		
I <sub>VLDOINSDN</sub>	Standby current, VLDOIN	$T_A = 25$ °C, No load, $V_{S3} = V_{S5} = 0 \text{ V}$		0.1	0.1 1.0		
VTTREF OUT	PUT						
$V_{VTTREF}$	Output voltage, VTTREF		V	/DDQSNS/2		V	
	Output voltage tolerance	$-10$ mA < $I_{VTTREF}$ < 10 mA, $V_{VDDQSNS}$ = 2.5 V, Tolerance to $V_{VDDQSNS}$ /2	-20		20		
V		$ \begin{array}{l} -10 \text{ mA} < I_{\text{VTTREF}} < 10 \text{ mA}, \\ V_{\text{VDDQSNS}} = 1.8 \text{ V}, \text{Tolerance to } V_{\text{VDDQSNS}} / 2 \end{array} $	-18		18	m\/	
VVTTREFTOL		$ -10 \text{ mA} < I_{\text{VTTREF}} < 10 \text{ mA}, $ $V_{\text{VDDQSNS}} = 1.5 \text{ V}, \text{Tolerance to } V_{\text{VDDQSNS}} / 2 $	-15		15	mV	
		$ -10 \text{ mA} < I_{\text{VTTREF}} < 10 \text{ mA}, $ $V_{\text{VDDQSNS}} = 1.2 \text{ V, Tolerance to } V_{\text{VDDQSNS}} / 2 $	-12		12		
V <sub>VTTREFSRC</sub>	Source current	V <sub>VDDQSNS</sub> = 2.5 V, V <sub>VTTREF</sub> = 0 V	-20	-40	-80	mΛ	
V <sub>VTTREFSNK</sub>	Sink current	$V_{VDDQSNS} = 2.5 \text{ V}, V_{VTTREF} = 2.5 \text{ V}$	20	40	80	mA	

<sup>(1)</sup> V5IN references to PWP packaged devices should be interpreted as V5FILT references to RGE packaged devices.



## **Electrical Characteristics (continued)**

over operating free-air temperature range  $V_{VSIN}$  = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDDQ OUTPU	JT					
		T <sub>A</sub> = 25°C, V <sub>VDDQSET</sub> = 0 V, No load	2.465	2.500	2.535	
		$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}, \text{ V}_{\text{VDDQSET}} = 0 \text{ V}, \text{ No load}^{(2)}$	2.457	2.500	2.543	
		$-40$ °C $\leq$ T <sub>A</sub> $\leq$ 85°C, V <sub>VDDQSET</sub> = 0 V, No load <sup>(2)</sup>	2.440	2.500	2.550	
$V_{VDDQ}$	Output voltage, VDDQ	$T_A = 25$ °C, $V_{VDDQSET} = 5$ V, No load <sup>(2)</sup>	1.776	1.800	1.824	V
· VDDQ	ou.put ronugo, room	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}, \text{ V}_{\text{VDDQSET}} = 5\text{V}, \text{ No load}^{(2)}$	1.769	1.800	1.831	
		$-40$ °C $\leq$ T <sub>A</sub> $\leq$ 85°C, V <sub>VDDQSET</sub> = 5V, No load <sup>(2)</sup>	1.764	1.800	1.836	
		$-40$ °C $\leq$ T <sub>A</sub> $\leq$ 85°C, Adjustable mode, No load <sup>(2)</sup>	0.75		3.0	
		T <sub>A</sub> = 25°C, Adjustable mode	742.5	750.0	757.5	mV
V <sub>VDDQSET</sub>	VDDQSET regulation voltage	0°C ≤ T <sub>A</sub> ≤ 85°C, Adjustable mode	740.2	750.0	759.8	
	voltago	-40°C ≤ T <sub>A</sub> ≤ 85°C, Adjustable mode	738.0	750.0	762.0	
		V <sub>VDDQSET</sub> = 0 V		215		kΩ
R <sub>VDDQSNS</sub>	Input impedance, VDDQSNS	V <sub>VDDQSET</sub> = 5 V		180		
	VBBQONO	Adjustable mode		460		
	Input current, VDDQSET	V <sub>VDDQSET</sub> = 0.78 V, COMP = Open		-0.04		۸
I <sub>VDDQSET</sub>		V <sub>VDDQSET</sub> = 0.78 V, COMP = 5 V		-0.06		μΑ
I <sub>VDDQDisch</sub>	Discharge current, VDDQ	$V_{S3} = V_{S5} = 0 \text{ V}, V_{VDDQSNS} = 0.5 \text{ V}, V_{MODE} = 0 \text{ V}$	10	40		mA
I <sub>VLDOINDisch</sub>	Discharge current, VLDOIN	$V_{S3} = V_{S5} = 0 \text{ V}, V_{VDDQSNS} = 0.5 \text{ V}, V_{MODE} = 0.5 \text{ V}$		700		mA
VTT OUTPUT					-	
	Output voltage, VTT	$V_{S3} = V_{S5} = 5 \text{ V}, V_{VLDOIN} = V_{VDDQSNS} = 2.5 \text{ V}$		1.25		
V <sub>VTTSNS</sub>		$V_{S3} = V_{S5} = 5 \text{ V}, V_{VLDOIN} = V_{VDDQSNS} = 1.8 \text{ V}$		0.9		V
		$V_{S3} = V_{S5} = 5 \text{ V}, V_{VLDOIN} = V_{VDDQSNS} = 1.5 \text{ V}$		0.75		
	VTT output voltage tolerance to VTTREF	$V_{VDDQSNS} = V_{VLDOIN} = 2.5 \text{ V}, V_{S3} = V_{S5} = 5$ V, $I_{VTT} = 0 \text{ A}$	-20		20	
V <sub>VTTTOL25</sub>		$V_{VDDQSNS} = V_{VLDOIN} = 2.5 \text{ V}, V_{S3} = V_{S5} = 5$ V, $ V_{VTT}  < 1.5 \text{ A}$	-30		30	mV
		$V_{VDDQSNS} = V_{VLDOIN} = 2.5 \text{ V}, V_{S3} = V_{S5} = 5$ V, $ V_{VTT}  < 3 \text{ A}$	-40		40	
	VTT output voltage tolerance to VTTREF	$V_{VDDQSNS} = V_{VLDOIN} = 1.8 \text{ V}, V_{S3} = V_{S5} = 5$ V, $I_{VTT} = 0 \text{ A}$	-20		20	
V <sub>VTTTOL18</sub>		V <sub>VDDQSNS</sub> = V <sub>VLDOIN</sub> = 1.8 V, V <sub>S3</sub> = V <sub>S5</sub> = 5 V,  I <sub>VTT</sub>   < 1 A	-30		30	mV
		V <sub>VDDQSNS</sub> = V <sub>VLDOIN</sub> = 1.8 V, V <sub>S3</sub> = V <sub>S5</sub> = 5 V,  I <sub>VTT</sub>   < 2 A	-40		40	
		V <sub>VDDQSNS</sub> = V <sub>VLDOIN</sub> = 1.5 V, V <sub>S3</sub> = V <sub>S5</sub> = 5 V, I <sub>VTT</sub> = 0 A	-20		20	
V <sub>VTTTOL15</sub>	VTT output voltage tolerance to VTTREF	V <sub>VDDQSNS</sub> = V <sub>VLDOIN</sub> = 1.5 V, V <sub>S3</sub> = V <sub>S5</sub> = 5 V,  I <sub>VTT</sub>   < 1 A	-30		30	mV
		V <sub>VDDQSNS</sub> = V <sub>VLDOIN</sub> = 1.5 V, V <sub>S3</sub> = V <sub>S5</sub> = 5 V,  I <sub>VTT</sub>   < 2 A	-40		40	



## **Electrical Characteristics (continued)**

over operating free-air temperature range  $V_{V5IN}$  = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{VDDQSNS} = V_{VLDOIN} = 1.2 \text{ V}, V_{S3} = V_{S5} = 5$ V, $I_{VTT} = 0 \text{ A}$	-20		20	
V <sub>VTTTOL12</sub>	VTT output voltage tolerance to VTTREF	V <sub>VDDQSNS</sub> = V <sub>VLDOIN</sub> = 1.2 V, V <sub>S3</sub> = V <sub>S5</sub> = 5 V,  I <sub>VTT</sub>   < 1 A	-30		30	mV
		$V_{VDDQSNS} = V_{VLDOIN} = 1.2 \text{ V}, V_{S3} = V_{S5} = 5$ V, $ I_{VTT}  < 1.5 \text{ A}$	-40		40	
Ivttoclsrc	Source current limit, VTT	$V_{VLDOIN} = V_{VDDQSNS} = 2.5 \text{ V}, V_{VTT} = V_{VTTSNS}$ = 1.19 V, PGOOD = HI	3.0	3.8	6.0	
		$V_{VLDOIN} = V_{VDDQSNS} = 2.5 \text{ V}, V_{VTT} = 0 \text{ V}$	1.5	2.2	3.0	۸
I <sub>VTTOCLSNK</sub>	Sink current limit, VTT	$V_{VLDOIN} = V_{VDDQSNS} = 2.5 \text{ V}, V_{VTT} = V_{VTTSNS}$ = 1.31 V, PGOOD = HI	3.0	3.6	6.0	Α
		$V_{VLDOIN} = V_{VDDQSNS} = 2.5 \text{ V}, V_{VTT} = V_{VDDQ}$	1.5	2.2	3.0	
$I_{VTTLK}$	Leakage current, VTT	$V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTT} = V_{VDDQSNS}/2$	-10		10	
I <sub>VTTBIAS</sub>	Input bias current, VTTSNS	V <sub>S3</sub> = 5 V, V <sub>VTTSNS</sub> = V <sub>VDDQSNS</sub> /2	-1	-0.1	1	μΑ
I <sub>VTTSNSLK</sub>	Leakage current, VTTSNS	$V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTT} = V_{VDDQSNS}/2$	-1		1	
I <sub>VTTDisch</sub>	Discharge current, VTT	$T_A = 25^{\circ}C$ , $V_{S3} = V_{S5} = V_{VDDQSNS} = 0 V$ , $V_{VTT} = 0.5 V$	10	17		mA
TRANSCOND	OUCTANCE AMPLIFIER					
gm	Gain	T <sub>A</sub> = 25°C	240	300	360	μS
I <sub>COMPSNK</sub>	COMP maximum sink current	V <sub>S3</sub> = 0 V, V <sub>S5</sub> = 5 V, V <sub>VDDQSET</sub> = 0 V, V <sub>VDDQSNS</sub> = 2.7 V, V <sub>COMP</sub> = 1.28 V		13		μА
I <sub>COMPSRC</sub>	COMP maximum source current	$V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VDDQSET} = 0 \text{ V}, V_{VDDQSNS} = 2.3 \text{ V}, V_{COMP} = 1.28 \text{ V}$		-13		
V <sub>COMPHI</sub>	COMP high clamp voltage	$V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VDDQSET} = 0 \text{ V}, V_{VDDQSNS} = 2.3 \text{ V}, V_{CS} = 0 \text{ V}$	1.31	1.34	1.37	V
V <sub>COMPLO</sub>	COMP low clamp voltage	$V_{S3} = 0 \text{ V}, V_{S5} = 5 \text{ V}, V_{VDDQSET} = 0 \text{ V}, V_{VDDQSNS} = 2.7 \text{ V}, V_{CS} = 0 \text{ V}$	1.18	1.21	1.24	V
DUTY CONTR	ROL					
t <sub>ON</sub>	Operating on-time	$V_{IN} = 12 \text{ V}, V_{VDDQSET} = 0 \text{ V}$		520		
t <sub>ON0</sub>	Startup on-time	$V_{IN} = 12 \text{ V}, V_{VDDQSNS} = 0 \text{ V}$		125		
t <sub>ON(min)</sub>	Minimum on-time	$T_A = 25^{\circ}C^{(2)}$		100		ns
t <sub>OFF(min)</sub>	Minimum off-time	$T_A = 25^{\circ}C^{(2)}$		350		
ZERO CURRE	ENT COMPARATOR					
V <sub>ZC</sub>	Zero current comparator offset		-6	0	6	mV
OUTPUT DRIV	VERS					
D	DD\/LL registeres	Source, I <sub>DRVH</sub> = -100 mA		3	6	
$R_{DRVH}$	DRVH resistance	Sink, I <sub>DRVH</sub> = 100 mA		0.9	3	0
<u> </u>	DDV/I	Source, I <sub>DRVL</sub> = -100 mA		3	6	Ω
$R_{DRVL}$	DRVL resistance	Sink, I <sub>DRVL</sub> = 100 mA		0.9	3	
	Dead time	LL-low to DRVL-on <sup>(2)</sup>		10		
$t_D$		DRVL-off to DRVH-on <sup>(2)</sup>		20		ns
INTERNAL BS	ST DIODE				1	
V <sub>FBST</sub>	Forward voltage	$V_{V5IN-VBST}$ , $I_F = 10$ mA, $T_A = 25$ °C	0.7	0.8	0.9	V
I <sub>VBSTLK</sub>	VBST leakage current	$V_{VBST} = 34 \text{ V}, V_{LL} = 28 \text{ V}, V_{VDDQ} = 2.6 \text{ V}, $ $T_A = 25^{\circ}\text{C}$		0.1	1.0	μΑ




## **Electrical Characteristics (continued)**

over operating free-air temperature range  $V_{VSIN}$  = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROTECTION	S					
M	Current limit threshold	V <sub>PGND-CS</sub> , PGOOD = HI, V <sub>CS</sub> < 0.5 V	50	60	70	\/
V <sub>OCL</sub>		V <sub>PGND-CS</sub> , PGOOD = LO, V <sub>CS</sub> < 0.5 V	20	30	40	mV
		T <sub>A</sub> = 25°C, V <sub>CS</sub> > 4.5 V, PGOOD = HI	9	10	11	μА
I <sub>TRIP</sub>	Current sense sink current	T <sub>A</sub> = 25°C, V <sub>CS</sub> > 4.5 V, PGOOD = LO	4	5	6	
TC <sub>ITRIP</sub>	TRIP current temperature coefficient	$R_{DS(on)}$ sense scheme, On the basis of $T_A = 25^{\circ}C^{(2)}$		4500		ppm/°C
V <sub>OCL(off)</sub>	Overcurrent protection COMP offset	$(V_{V5IN-CS} - V_{PGND-LL}), V_{V5IN-CS} = 60 \text{ mV},$ $V_{CS} > 4.5 \text{ V}^{(2)}$	-5	0	5	m\/
V <sub>R(trip)</sub>	Current limit threshold setting range	V <sub>V5IN-CS</sub> (2) (1)	30		150	mV
POWERGOOD	COMPARATOR					
	\/DD0	PG in from lower	92.5%	95.0%	97.5%	
$V_{TVDDQPG}$	VDDQ powergood threshold	PG in from higher	102.5%	105.0%	107.5%	
	aonioid	PG hysteresis		5%		
I <sub>PG(max)</sub>	PGOOD sink current	V <sub>VTT</sub> = 0 V, V <sub>PGOOD</sub> = 0.5 V	2.5	7.5		mA
t <sub>PG(del)</sub>	PGOOD delay time	Delay for PG in	80	130	200	μS
UNDERVOLTA	AGE LOCKOUT/LOGIC THRES	HOLD				
	V5IN UVLO threshold voltage	Wake up	3.7	4.0	4.3	
$V_{UVV5IN}$		Hysteresis	0.2	0.3	0.4	
M	MODE threshold	No discharge	4.7			
$V_{THMODE}$		Non-tracking discharge			0.1	
	VDDQSET threshold	2.5 V output	0.08	0.15	0.25	V
V <sub>THVDDQSET</sub>	voltage	1.8 V output	3.5	4.0	4.5	
V <sub>IH</sub>	High-level input voltage	S3, S5	2.2			
V <sub>IL</sub>	Low-level input voltage	S3, S5			0.3	
V <sub>IHYST</sub>	Hysteresis voltage	S3, S5		0.2		
V <sub>INLEAK</sub>	Logic input leakage current	S3, S5, MODE	-1		1	
V <sub>INVDDQSET</sub>	Input leakage/ bias current	VDDQSET	-1		1	μА
	AGE AND OVERVOLTAGE PRO	OTECTION				
	VDDQ OVP trip threshold	OVP detect	110%	115%	120%	
$V_{OVP}$	voltage	Hysteresis		5%		
t <sub>OVPDEL</sub>	VDDQ OVP propagation delay (2)			1.5		μS
	Output UVP trip threshold	UVP detect		70%		
$V_{UVP}$		Hysteresis		10%		
t <sub>UVPDEL</sub>	Output UVP propagation delay <sup>(2)</sup>			32		cycle
t <sub>UVPEN</sub>	Output UVP enable delay(2)			1007		
THERMAL SH	IUTDOWN					
<b>-</b>	The arrest CDM (burnets at 1 (2)	Shutdown temperature		160		22
T <sub>SDN</sub>	Thermal SDN threshold (2)	Hysteresis		10		°C




### 7.7 Typical Characteristics



## TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**







Figure 5. CS Current vs Junction Temperature

Figure 6. VDDQ Discharge Current vs Junction Temperature









Figure 8. Overvoltage and Undervoltage Threshold vs Junction Temperature



## **Typical Characteristics (continued)**



## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**




Figure 20. VTTREF Load Regulation



## **Typical Characteristics (continued)**

All data in the following graphs are measured from the PWP packaged device.




Figure 19. VTTREF Load Regulation

## **ISTRUMENTS**

#### **Typical Characteristics (continued)**

All data in the following graphs are measured from the PWP packaged device.




Figure 24. VDDQ Load Transient Response



## **Typical Characteristics (continued)**

All data in the following graphs are measured from the PWP packaged device.





Figure 27. Soft-Start Waveforms Tracking Discharge

## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**





## 8 Detailed Description

#### 8.1 Overview

## 8.2 Functional Block Diagram




Figure 32. PWP Package

## TEXAS INSTRUMENTS

## **Functional Block Diagram (continued)**




Figure 33. RGE Package



#### 8.3 Feature Description

The TPS51116 is an integrated power management solution which combines a synchronous buck controller, a 10-mA buffered reference and a high-current sink/source low-dropout linear regulator (LDO) in a small 20-pin HTSSOP package or a 24-pin QFN package. Each of these rails generates VDDQ, VTTREF and VTT that required with DDR/DDR2/DDR3/DDR3L/LPDDR3/DDR4 memory systems. The switch mode power supply emplovs **MOSFETs** external N-channel to support high DDR/DDR2/DDR3/LPDDR3/DDR4 memory VDD/VDDQ. The preset output voltage is selectable from 2.5 V or 1.8 V. User-defined output voltage is also possible and can be adjustable from 0.75 V to 3 V. Input voltage range of the SMPS is 3 V to 28 V. The SMPS runs an adaptive on-time PWM operation at high-load condition and automatically reduces frequency to keep excellent efficiency down to several mA. Current sensing scheme uses either R<sub>DS(on)</sub> of the external rectifying MOSFET for a low-cost, loss-less solution, or an optional sense resistor placed in series to the rectifying MOSFET for more accurate current limit. The output of the switcher is sensed by VDDQSNS pin to generate one-half VDDQ for the 10-mA buffered reference (VTTREF) and the VTT active termination supply. The VTT LDO can source and sink up to 3-A peak current with only 20-μF (two 10-μF in parallel) ceramic output capacitors. VTTREF tracks VDDQ/2 within ±1% of VDDQ. VTT output tracks VTTREF within ±20 mV at no load condition while ±40 mV at full load. The LDO input can be separated from VDDQ and optionally connected to a lower voltage by using VLDOIN pin. This helps reducing power dissipation in sourcing phase. The TPS 51116 is fully compatible to JEDEC DDR/DDR2 specifications at S3/S5 sleep state (see Table 2). The device offers two output discharge function alternatives when both VTT and VDDQ are disabled. The tracking discharge mode discharges VDDQ and VTT outputs through the internal LDO transistors and then VTT output tracks half of VDDQ voltage during discharge. The non-tracking discharge mode discharges outputs using internal discharge MOSFETs which are connected to VDDQSNS and VTT. The current capability of these discharge FETs are limited and discharge occurs more slowly than the tracking discharge. These discharge functions can be disabled by selecting non-discharge mode.

#### 8.3.1 VDDQ SMPS, Light Load Condition

TPS51116 automatically reduces switching frequency at light load condition to maintain high efficiency. This reduction of frequency is achieved smoothly and without increase of  $V_{OUT}$ ripple or load regulation. Detail operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its *valley* touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when this zero inductor current is detected. As the load current further decreased, the converter runs in discontinuous conduction mode and it takes longer and longer to discharge the output capacitor to the level that requires next ON cycle. The ON-time is kept the same as that in the heavy load condition. In reverse, when the output current increase from light load to heavy load, switching frequency increases to the constant 400 kHz as the inductor current reaches to the continuous conduction. The transition load point to the light load operation  $I_{OUT(LL)}$  (i.e. the threshold between continuous and discontinuous conduction mode) can be calculated in Equation 1:

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

where

Switching frequency versus output current in the light load condition is a function of L, f,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportional to the output current from the  $I_{OUT(LL)}$  given above. For example, it is 40 kHz at  $I_{OUT(LL)}/10$  and 4 kHz at  $I_{OUT(LL)}/100$ .

#### 8.3.2 Low-Side Driver

The low-side driver is designed to drive high-current, low- $R_{DS(on)}$ , N-channel MOSFET(s). The drive capability is represented by the internal resistance, which is 3  $\Omega$  for V5IN to DRVL and 0.9  $\Omega$  for DRVL to PGND. A dead-time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on. 5-V bias voltage is delivered from V5IN supply. The instantaneous drive current is supplied by an input capacitor connected between V5IN and GND. The average drive current is equal to the gate charge at  $V_{GS}$  = 5 V times switching frequency. This gate drive current as well as the high-side gate drive current times 5 V makes the driving power which needs to be dissipated from the device package.

(1)



#### **Feature Description (continued)**

#### 8.3.3 High-Side Driver

The high-side driver is designed to drive high-current, low on-resistance, N-channel MOSFET(s). When configured as a floating driver, 5-V bias voltage is delivered from V5IN supply. The average drive current is also calculated by the gate charge at  $V_{GS}$  = 5V times switching frequency. The instantaneous drive current is supplied by the flying capacitor between VBST and LL pins. The drive capability is represented by the internal resistance, which is 3  $\Omega$  for VBST to DRVH and 0.9  $\Omega$  for DRVH to LL.

#### 8.3.4 Current Sensing Scheme

In order to provide both good accuracy and cost effective solution, TPS51116 supports both of external resistor sensing and MOSFET  $R_{DS(on)}$  sensing. For resistor sensing scheme, an appropriate current sensing resistor should be connected between the source terminal of the low-side MOSFET and PGND. CS pin is connected to the MOSFET source terminal node. The inductor current is monitored by the voltage between PGND pin and CS pin. For  $R_{DS(on)}$  sensing scheme, CS pin should be connected to V5IN (PWP), or V5FILT (RGE) through the trip voltage setting resistor,  $R_{TRIP}$ . In this scheme, CS terminal sinks 10- $\mu$ A  $I_{TRIP}$  current and the trip level is set to the voltage across the  $R_{TRIP}$ . The inductor current is monitored by the voltage between PGND pin and LL pin so that LL pin should be connected to the drain terminal of the low-side MOSFET.  $I_{TRIP}$  has 4500ppm/°C temperature slope to compensate the temperature dependency of the  $R_{DS(on)}$ . In either scheme, PGND is used as the positive current sensing node so that PGND should be connected to the proper current sensing device, i.e. the sense resistor or the source terminal of the low-side MOSFET.

#### 8.3.5 PWM Frequency and Adaptive On-Time Control

TPS51116 includes an adaptive on-time control scheme and does not have a dedicated oscillator on board. However, the device runs with fixed 400-kHz pseudo-constant frequency by feed-forwarding the input and output voltage into the on-time one-shot timer. The on-time is controlled inverse proportional to the input voltage and proportional to the output voltage so that the duty ratio is kept as  $V_{OUT}/V_{IN}$  technically with the same cycle time. Although the TPS51116 does not have a pin connected to VIN, the input voltage is monitored at LL pin during the ON state. This helps pin count reduction to make the part compact without sacrificing its performance. In order to secure minimum ON-time during startup, feed-forward from the output voltage is enabled after the output becomes 750 mV or larger.

#### 8.3.6 VDDQ Output Voltage Selection

TPS51116 can be used for both of DDR ( $V_{VDDQ} = 2.5 \text{ V}$ ) and DDR2 ( $V_{VDDQ} = 1.8 \text{ V}$ ) power supply and adjustable output voltage (0.75 V <  $V_{VDDQ} < 3 \text{ V}$ ) by connecting VDDQSET pin as shown in Table 1. Use the adjustable output voltage scheme for a DDR3 ( $V_{VDDQ} = 1.5 \text{ V}$ ) or LPDDR3/DDR4 ( $V_{VDDQ} = 1.2 \text{ V}$ ) application.

**VDDQSET VTTREF and VTT** VDDQ (V) **NOTE GND** 2.5 **DDR** V<sub>VDDQSNS</sub>/2 V5IN 1.8 V<sub>VDDQSNS</sub>/2 DDR2  $0.75 \text{ V} < \text{V}_{\text{VDDQ}} < 3 \text{ V}^{(1)(2)}$ **FB** Resistors Adjustable V<sub>VDDQSNS</sub>/2

**Table 1. VDDQSET and Output Voltages** 

- (1) V<sub>VDDQ</sub> ≥ 1.2 V when used as VLDOIN
- (2) Including DDR3, LPDDR3 and DDR4

#### 8.3.7 VTT Linear Regulator and VTTREF

The TPS51116 device integrates high performance low-dropout linear regulator that is capable of sourcing and sinking current up to 3 A. This VTT linear regulator employs ultimate fast response feedback loop so that small ceramic capacitors are enough to keep tracking the VTTREF within  $\pm 40$  mV at all conditions including fast load transient. To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should be connected to the positive node of VTT output capacitor(s) as a separate trace from VTT pin. For stable operation, total capacitance of the VTT output terminal can be equal to or greater than 20  $\mu$ F. It is recommended to attach two 10- $\mu$ F ceramic capacitors in parallel to minimize the effect of ESR and ESL. If ESR



of the output capacitor is greater than 2 mΩ, insert an RC filter between the output and the VTTSNS input to achieve loop stability. The RC filter time constant should be almost the same or slightly lower than the time constant made by the output capacitor and its ESR. VTTREF block consists of on-chip 1/2 divider, LPF and buffer. This regulator also has sink and source capability up to 10 mA. Bypass VTTREF to GND by a 0.033-μF ceramic capacitor for stable operation.

When VTT is not required in the design, following treatment is strongly recommended.

- Connect VLDOIN to VDDQSNS.
- Tie VTTSNS to VTT, and remove capacitors from VTT to float.
- Connect VTTGND and MODE to GND (Non-tracking discharge mode as shown in Table 3)
- Maintain a 0.033-µF capacitor connected at VTTREF.
- Pull down S3 to GND with 1 k $\Omega$  of resistance.

A typical circuit for this application is shown in Figure 34




Figure 34. Application Circuit When VTT Is Not Required

#### 8.3.8 Controling Outputs Using the S3 and S5 Pins

ΗΙ

LO

In the DDR, DDR2, DDR3, LPDDR3 or DDR4 memory applications, it is important to maintain the VDDQ voltage level higher than VTT (or VTTREF) voltage including both start-up and shutdown. The TPS51116 device provides this management by simply connecting both the S3 and S5 pins to the sleep-mode signals such as SLP S3 and SLP S5 in the notebook PC system. All of VDDQ. VTTREF and VTT are turned on at S0 state (S3 = S5 = high). In S3 state (S3 = low, S5 = high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance (high-Z) state. The VTT output is floated and does not sink or source current in this state. In S4/S5 states (S3 = S5 = low), all of the three outputs are disabled. Outputs are discharged to ground according to the discharge mode selected by MODE pin (see VDDQ and VTT Discharge Control section). Each state code represents as follow; S0 = full ON, S3 = suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF. (See Table 2)

**S**5 **VDDQ** VTTREF VTT ΗΙ ON ON ON

ON

Off (Discharge)

Table 2. Sleep Mode Control Using the S3 and S5 Pins

ON

OFF (Discharge)

S3

ΗΙ

LO

LO

STATE

S0

S3

S4/S5

OFF (High-Z)

OFF (Discharge)



#### 8.3.9 Soft-Start Function and Powergood Status

The soft-start function of the SMPS is achieved by ramping up reference voltage and two-stage current clamp. At the starting point, the reference voltage is set to 650 mV (87% of its target value) and the overcurrent threshold is set half of the nominal value. When UVP comparator detects VDDQ become greater than 80% of the target, the reference voltage is raised toward 750 mV using internal 4-bit DAC. This takes approximately 85  $\mu$ s. The overcurrent threshold is released to nominal value at the end of this period. The powergood signal waits another 45  $\mu$ s after the reference voltage reaches 750 mV and the VDDQ voltage becomes good (above 95% of the target voltage), then turns off powergood open-drain MOSFET.

The soft-start function of the VTT LDO is achieved by current clamp. The current limit threshold is also changed in two stages using an internal powergood signal dedicated for LDO. During VTT is below the powergood threshold, the current limit level is cut into 60% (2.2 A). This allows the output capacitors to be charged with low and constant current that gives linear ramp up of the output. When the output comes up to the good state, the overcurrent limit level is released to normal value (3.8 A). The device has an independent counter for each output, but the PGOOD signal indicates the status of VDDQ only and does not indicate VTT powergood status externally. See Figure 35.




Figure 35. VDDQ Soft-Start and Powergood Timing

Soft-start duration,  $t_{\text{VDDQSS}}$ ,  $t_{\text{VTTSS}}$  are functions of output capacitances.

$$t_{VDDQSS} = \frac{2 \times C_{VDDQ} \times V_{VDDQ} \times 0.8}{I_{VDDQOCP}} + 85 \,\mu s$$

where

• 
$$I_{VDDQOCP}$$
 is the current limit value for VDDQ switcher calculated by Equation 5 (2)  $t_{VTTSS} = \frac{C_{VTT} \times V_{VTT}}{I_{VTTOCL}}$ 

where

$$I_{VTTOCL} = 2.2 \text{ A (typ)}$$

In both Equation 2 and Equation 3, no load current during start-up are assumed. Note that both switchers and the LDO do not start up with full load condition.



#### 8.3.10 VDDQ and VTT Discharge Control

The TPS51116 device discharges VDDQ, VTTREF and VTT outputs when S3 and S5 are both low. There are two different discharge modes. The discharge mode can be set by connecting MODE pin as shown in Table 3.

**Table 3. Discharge Selection** 

MODE	DISCHARGE MODE
V5IN	No discharge
VDDQ	Tracking discharge
GND	Non-tracking discharge

When in tracking-discharge mode, the device discharges outputs through the internal VTT regulator transistors and VTT output tracks half of VDDQ voltage during this discharge. Note that VDDQ discharge current flows via VLDOIN to LDOGND thus VLDOIN must be connected to VDDQ output in this mode. The internal LDO can handle up to 3 A and discharge quickly. After VDDQ is discharged down to 0.2 V, the internal LDO is turned off and the operation mode is changed to the non-tracking-discharge mode.

When in non-tracking-discharge mode, teh device discharges outputs using internal MOSFETs which are connected to VDDQSNS and VTT. The current capability of these MOSFETs are limited to discharge slowly. Note that VDDQ discharge current flows from VDDQSNS to PGND in this mode. In no discharge mode, the device does not discharge any output charge.

#### 8.3.11 Current Protection for VDDQ

The SMPS has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller keeps the OFF state during the inductor current is larger than the overcurrent trip level. The trip level and current sense scheme are determined by CS pin connection (see *Current Sensing Scheme* section). For resistor sensing scheme, the trip level, V<sub>TRIP</sub>, is fixed value of 60 mV.

For  $R_{DS(on)}$  sensing scheme, CS terminal sinks 10  $\mu A$  and the trip level is set to the voltage across this  $R_{TRIP}$  resistor.

$$V_{TRIP} (mV) = R_{TRIP} (k\Omega) \times 10 (\mu A)$$
(4)

As the comparison is done during the OFF state,  $V_{TRIP}$  sets valley level of the inductor current. Thus, the load current at overcurrent threshold,  $I_{OCP}$ , can be calculated as shown in Equation 5.

$$I_{OCP} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{I_{RIPPLE}}{2} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{1}{2 \times L \times f} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(5)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down. If the output voltage becomes less than Powergood level, the  $V_{TRIP}$  is cut into half and the output voltage tends to be even lower. Eventually, it crosses the undervoltage protection threshold and shutdown.

#### 8.3.12 Current Protection for VTT

The LDO has an internally fixed constant overcurrent limiting of 3.8 A while operating at normal condition. This trip point is reduced to 2.2 A before the output voltage comes within ±5% of the target voltage or goes outside of ±10% of the target voltage.

#### 8.3.13 Overvoltage and Undervoltage Protection for VDDQ

TPS51116 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. If VDDQSET is connected to V5IN or GND, the feedback voltage is made by an internal resistor divider inside VDDQSNS pin. If an external resistor divider is connected to VDDQSET pin, the feedback voltage is VDDQSET voltage itself. When the feedback voltage becomes higher than 115% of the target voltage, the OVP comparator output goes high and the circuit latches as the high-side MOSFET driver OFF and the low-side MOSFET driver ON.

The device monitors the VDDQSNS pin voltage directly and if it becomes greater than 4 V, it turns off the high-side MOSFET driver. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 32 cycles, TPS51116 latches OFF both top and low-side MOSFETs. This function is enabled after 1007 cycles of SMPS operation to ensure startup.

#### 8.3.14 Undervoltage Lockout (UVLO) Protection, V5IN (PWP), V5FILT (RGE)

The device has 5-V supply undervoltage lockout protection (UVLO). When the V5IN (PWP) voltage or V5FILT (RGE) voltage is lower than UVLO threshold voltage, SMPS, VTTLDO and VTTREF are shut off. This is a non-latch protection.

#### 8.3.15 Input Capacitor, V5IN (PWP), V5FILT (RGE)

Add a ceramic capacitor with a value between 1.0  $\mu$ F and 4.7  $\mu$ F placed close to the V5IN (PWP) pin or V5FILT (RGE) pin to stabilize 5 V from any parasitic impedance from the supply.

#### 8.3.16 Thermal Shutdown

TPS51116 monitors the temperature of itself. If the temperature exceeds the threshold value, 160°C (typ), SMPS, VTTLDO and VTTREF are shut off. This is a non-latch protection and the operation is resumed when the device is cooled down by about 10°C.

#### 8.4 Device Functional Modes

#### 8.4.1 VDDQ SMPS, Dual PWM Operation Modes

The main control loop of the SMPS is designed as an adaptive on-time pulse width modulation (PWM) controller. It supports two control schemes which are a current mode and a proprietary D-CAP™ mode. D-CAP™ mode uses internal compensation circuit and is suitable for low external component count configuration with an appropriate amount of ESR at the output capacitor(s). Current mode control has more flexibility, using external compensation network, and can be used to achieve stable operation with very low ESR capacitor(s) such as ceramic or specialty polymer capacitors.

These control modes are selected by the COMP terminal connection. If the COMP pin is connected to V5IN, TPS51116 works in the D-CAP<sup>TM</sup> mode, otherwise it works in the current mode. VDDQ output voltage is monitored at a feedback point voltage. If VDDQSET is connected to V5IN or GND, this feedback point is the output of the internal resistor divider inside VDDQSNS pin. If an external resistor divider is connected to VDDQSET pin, VDDQSET pin itself becomes the feedback point (see *VDDQ Output Voltage Selection* section).

At the beginning of each cycle, the synchronous high-side MOSFET is turned on, or becomes ON state. This MOSFET is turned off, or becomes OFF state, after internal one shot timer expires. This one shot is determined by  $V_{IN}$  and  $V_{OUT}$  to keep frequency fairly constant over input voltage range, hence it is called adaptive on-time control (see PWM Frequency and Adaptive On-Time Control section). The MOSFET is turned on again when feedback information indicates insufficient output voltage and inductor current information indicates below the overcurrent limit. Repeating operation in this manner, the controller regulates the output voltage. The synchronous low-side or the rectifying MOSFET is turned on each OFF state to keep the conduction loss minimum. The rectifying MOSFET is turned off when inductor current information detects zero level. This enables seamless transition to the reduced frequency operation at light load condition so that high efficiency is kept over broad range of load current.



#### **Device Functional Modes (continued)**

In the current mode control scheme, the transconductance amplifier generates a target current level corresponding to the voltage difference between the feedback point and the internal 750 mV reference. During the *OFF* state, the PWM comparator monitors the inductor current signal as well as this target current level, and when the inductor current signal comes lower than the target current level, the comparator provides *SET* signal to initiate the next *ON* state. The voltage feedback gain is adjustable outside the controller device to support various types of output MOSFETs and capacitors. In D-CAP mode, the transconductance amplifier is disabled and the PWM comparator compares the feedback point voltage and the internal 750-mV reference during the *OFF* state. When the feedback point comes lower than the reference voltage, the comparator provides *SET* signal to initiate the next *ON* state.

#### 8.4.2 Current Mode Operation

A buck converter using current mode operation can be partitioned into three portions, a voltage divider, an error amplifier and a switching modulator. By linearizing the switching modulator, we can derive the transfer function of the whole system. Because current mode scheme directly controls the inductor current, the modulator can be linearized as shown in Figure 36.




Figure 36. Linearizing the Modulator

In this example, the inductor is located inside the local feedback loop and its inductance does not appear in the small signal model. As a result, a modulated current source including the power inductor can be modeled as a current source with its transconductance of  $1/R_S$  and the output capacitor represent the modulator portion. This simplified model is applicable in the frequency space up to approximately a half of the switching frequency. One note is, although the inductance has no influence to small signal model, it has influence to the large signal model as it limits slew rate of the current source. This means the buck converter's load transient response, one of the large signal behaviors, can be improved by using smaller inductance without affecting the loop stability.

Equation 6 describes the total open loop transfer function of the entire system.

$$H(s) = H1(s) \times H2(s) \times H3(s)$$
(6)

Assuming  $R_L >> ESR$ ,  $R_O >> R_C$  and  $C_C >> C_{C2}$ , each transfer function of the three blocks is shown starting with Equation 7.

$$H_1(s) = \frac{R2}{(R2 + R1)} \tag{7}$$

$$H_{2}(s) = -gm \times \frac{R_{O} (1 + s \times C_{C} \times R_{C})}{(1 + s \times C_{C} \times R_{O}) (1 + s \times C_{C2} \times R_{C})}$$
(8)



#### **Device Functional Modes (continued)**

$$H_3(s) = \frac{(1 + s \times C_O \times ESR)}{(1 + s \times C_O \times RL)} \times \frac{RL}{R_S}$$
(9)

There are three poles and two zeros in H(s). Each pole and zero is given by the following five equations.

$$\omega_{P1} = \frac{1}{\left(C_{C} \times R_{O}\right)} \tag{10}$$

$$\omega_{P2} = \frac{1}{\left(C_{O} \times RL\right)} \tag{11}$$

$$\omega_{P3} = \frac{1}{\left(C_{C2} \times R_{C}\right)} \tag{12}$$

$$\omega_{Z1} = \frac{1}{\left(C_C \times R_C\right)} \tag{13}$$

$$\omega_{Z2} = \frac{1}{\left(C_{O} \times ESR\right)} \tag{14}$$

Usually, each frequency of those poles and zeros is lower than the 0 dB frequency,  $f_0$ . However, the  $f_0$  should be kept under 1/3 of the switching frequency to avoid effect of switching circuit delay. Equation 15calculates the 0 dB frequency,  $f_0$ .

$$f_0 = \frac{1}{2\pi} \times \frac{R1}{R1 + R2} \times \frac{gm}{C_O} \times \frac{R_C}{R_S} = \frac{1}{2\pi} \times \frac{0.75}{V_{OUT}} \times \frac{gm}{C_O} \times \frac{R_C}{R_S}$$

$$\tag{15}$$

#### 8.4.3 D-CAP™ Mode Operation

Figure 37 shows a simplified schematic of a buck converter application operating in D-CAP™ mode.




Figure 37. Linearizing the Modulator

The PWM comparator compares the VDDQSNS voltage divided by R1 and R2 with internal reference voltage, and determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to maintain the voltage at the beginning of each on cycle (or the end of off cycle) substantially constant. The DC output voltage may have line regulation due to ripple amplitude that slightly increases as the input voltage increase.

f<sub>0</sub>, must be lower than 1/3 of the switching frequency. Equation 16 defines the 0-dB frequency calculation.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times C_O} \le \frac{f_{SW}}{3}$$
(16)



#### **Device Functional Modes (continued)**

Because the 0-dB frequency,  $f_0$  is determined solely by the output capacitor characteristics, loop stability of D-CAP<sup>TM</sup> mode is determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have  $C_0$  in the order of several 100  $\mu$ F and ESR in range of 10 m $\Omega$ . These makes  $f_0$  on the order of 100 kHz or less and the loop is then stable. However, ceramic capacitors have  $f_0$  at more than 700 kHz, which is not suitable for this operational mode.

Although D-CAP™ mode design provides many advantages such as ease-of-use, minimum external components configuration and extremely short response time, due to not employing an error amplifier in the loop, sufficient amount of feedback signal needs to be provided by external circuit to reduce jitter level.

The required signal level is approximately 15 mV at comparing point. This gives  $V_{RIPPLE} = (V_{OUT}/0.75) \times 15 \text{ (mV)}$  at the output node. The output capacitor's ESR should meet this requirement.

The external components selection is simple for applications that operate in D-CAP™ mode.

- 1. **Choose inductor.** Inductor selection for DCAP mode operation is the same as for current mode operation. Please refer to the instructions in the Current Mode Operation section.
- 2. **Choose output capacitor(s).**Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet required ripple voltage above. Equation 17 shows an approximation calculation.

$$\mathsf{ESR} = \frac{\mathsf{V}_{\mathsf{OUT}} \times 0.015}{\mathsf{I}_{\mathsf{RIPPLE}} \times 0.75} \approx \frac{\mathsf{VOUT}}{\mathsf{I}_{\mathsf{OUT}(\mathsf{max})}} \times 60 \ [\mathsf{m}\Omega] \tag{17}$$

## 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.2 DDR3 Application With Current Mode




Figure 38. DDR3 Current Mode Application Schematic

#### 9.2.1 Design Requirements

**Table 4. Design Requirements** 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage		4.5	12	28	V
$V_{V5IN}$	V5IN voltage			5		V
$V_{VDDQ}$	VDDQ output voltage	DDR3		1.5		V
$I_{VDDQ}$	VDDQ output current		0		10	Α
$V_{VTT}$	VTT output voltage			0.75		V
$I_{VTT}$	VTT output current	DDR3, V <sub>VTT</sub> = 0.75 V	-3		3	Α



#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Pin Connections

In current mode configuration, the COMP pin is connect to ground via compensation network. The VDDQSET pin is connect to a resistor divider to set VDDQ voltage at 1.5 V. In this design, the R<sub>DS(on)</sub> of low side switch is used for current sense, therefore the CS pin connected to V5IN via a resistor. The MODE pin is connected to VDDQ to select tracking discharge mode.

#### 9.2.2.2 Choose the inductor

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current.

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{2}{I_{\text{OUT(max)}} \times f} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}}$$
(18)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated as shown in Equation 19.

$$I_{IND(peak)} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{1}{L \times f} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(19)

#### 9.2.2.3 Choose rectifying (low-side) MOSFET

When  $R_{DS(on)}$  sensing scheme is selected, the rectifying MOSFET's on-resistance is used as this  $R_S$  so that lower  $R_{DS(on)}$  does not always promise better performance. In order to clearly detect inductor current, minimum  $R_S$  recommended is to give 15 mV or larger ripple voltage with the inductor ripple current. This promises smooth transition from CCM to DCM or vice versa. Upper side of the  $R_{DS(on)}$  is of course restricted by the efficiency requirement, and usually this resistance affects efficiency more at high-load conditions. When using external resistor current sensing, there is no restriction for low  $R_{DS(on)}$ . However, the current sensing resistance  $R_S$  itself affects the efficiency

#### 9.2.2.4 Choose output capacitance

When organic semiconductor capacitors (OS-CON) or specialty polymer capacitors (SP-CAP) are used, ESR to achieve required ripple value at stable state or transient load conditions determines the amount of capacitor(s) need, and capacitance is then enough to satisfy stable operation. The peak-to-peak ripple value can be estimated by ESR times the inductor ripple current for stable state, or ESR times the load current step for a fast transient load response. When ceramic capacitor(s) are used, the ESR is usually small enough to meet ripple requirement. In contrast, transient undershoot and overshoot driven by output capacitance becomes the key factor in determining the capacitor(s) required.

#### 9.2.2.5 Determine $f_0$ and calculate $R_C$

Use Equation 20 to and calculate  $R_C$ . A higher  $R_C$  value shows faster transient response in cost of unstableness. If the transient response is not enough even with high  $R_C$  value, try increasing the out put capacitance. The recommended  $f_0$  value is  $f_{OSC}/4$ .

$$R_{C} \le 2\pi \times f_{0} \times \frac{V_{OUT}}{0.75} \times \frac{C_{O}}{gm} \times R_{S}$$
 (20)

$$R_{C} = 2.8 \times V_{OUT} \times C_{O} [\mu F] \times R_{S} [m\Omega]$$
(21)

#### 9.2.2.6 Calculate C<sub>C2</sub>

This capacitance acts to cancel zero caused by ESR of the output capacitor. When ceramic capacitors are used, there is no need for capacitor  $C_{C2}$ .

$$\omega_{z2} = \frac{1}{\left(C_{O} \times ESR\right)} = \omega_{p3} = \frac{1}{\left(C_{C2} \times R_{C}\right)}$$
(22)



$$C_{C2} = \frac{C_O \times ESR}{R_C}$$
(23)

#### 9.2.2.7 Calculate C<sub>C</sub>.

The purpose of  $C_C$  is to cut DC component to obtain high DC feedback gain. However, as it causes phase delay, another zero to cancel this effect at  $f_0$  frequency is need. This zero,  $\omega$ z1, is determined by  $C_C$  and  $R_C$ . Recommended  $\omega$ z1 is 10 times lower to the  $f_0$  frequency.


$$f_{z1} = \frac{1}{2\pi \times C_C \times R_C} = \frac{f_0}{10}$$
 (24)

#### 9.2.2.8 Determine the value of R1 and R2.


These two resistor values are required when using adjustable mode,

$$R1 = \frac{V_{OUT} - 0.75}{0.75} \times R2 \tag{25}$$

#### 9.2.3 Application Curves







#### 9.3 DDR3 Application With D-CAP™ Mode




Figure 43. DDR3 DCAP Mode Application Schematic

#### 9.3.1 Design Requirements

**Table 5. Design Requirements** 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		4.5	12	28	V
$V_{V5IN}$	V5IN voltage			5		V
$V_{VDDQ}$	VDDQ output voltage	DDR3		1.5		V
$I_{VDDQ}$	VDDQ output current		0		10	Α
V <sub>VTT</sub>	VTT output voltage			0.75		V
I <sub>VTT</sub>	VTT output current	DDR3, V <sub>VTT</sub> = 0.75 V	-3		3	Α

#### 9.3.2 Detailed Design Procedure

The general design procedure is the same as that for the current mode design example described in Detailed Design Procedure.

#### 9.3.2.1 Pin Connections


In D-CAP<sup>TM</sup> mode configuration, the COMP pin is connect to V5IN. The VDDQSET pin is connect to a resistor divider to set VDDQ voltage at 1.5 V. In this design, the  $R_{DS(on)}$  of low side switch is used for current sense, therefore the CS pin connected to V5IN via a resistor. The MODE pin is connected to VDDQ to select tracking discharge mode.

#### 9.3.2.2 Choose the Components

Refer to the instructions in the current mode design example to choose inductor, MOSFETs. Organic semiconductor capacitor or polymer capacitor are recommended for D-CAP<sup>TM</sup> mode design. The output ripple should be larger than  $(V_{OUT}/0.75)$  x 15 (mV). In this design, two pieces of 150  $\mu$ F PSCAP capacitors with 45 m $\Omega$  ESR are selected.



#### 9.3.3 Application Curves



## 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply between 3 V and 28 V. There are input voltage and switch node voltage limitations from the MOSFET. A separate 5-V power supply is required for the internal circuits and MOSFET gate drivers of the device.



## 11 Layout

#### 11.1 Layout Guidelines

Consider these guidelines before designing a layout using the TPS51116 device.

- PCB trace defined as LL node, which connects to source of switching MOSFET, drain of rectifying MOSFET and high-voltage side of the inductor, should be as short and wide as possible.
- Consider adding a small snubber circuit, consisting of a 3-Ω resitor and a 1-nF capacitor, between LL and PGND in case a high-frequency surge is observed on the LL voltage waveform.
- All sensitive analog traces such as VDDQSNS, VTTSNS and CS should placed away from high-voltage switching nodes such as LL, DRVL or DRVH nodes to avoid coupling.
- VLDOIN should be connected to VDDQ output with short and wide trace. If different power source is used for VLDOIN, an input bypass capacitor should be placed to the pin as close as possible with short and wide connection.
- The output capacitor for VTT should be placed close to the pin with short and wide connection in order to avoid additional ESR and/or ESL of the trace.
- VTTSNS should be connected to the positive node of VTT output capacitor(s) as a separate trace from the
  high current power line and is strongly recommended to avoid additional ESR and/or ESL. If it is needed to
  sense the voltage of the point of the load, it is recommended to attach the output capacitor(s) at that point.
  Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between GND pin and
  the output capacitor(s).
- Consider adding LPF at VTTSNS when the ESR of the VTT output capacitor(s) is larger than 2 m $\Omega$ .
- VDDQSNS can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise generative lines.
- Negative node of VTT output capacitor(s) and VTTREF capacitor should be tied together by avoiding common impedance to the high current path of the VTT source/sink current.
- GND (Signal GND) pin node represents the reference potential for VTTREF and VTT outputs. Connect GND
  to negative nodes of VTT capacitor(s), VTTREF capacitor and VDDQ capacitor(s) with care to avoid
  additional ESR and/or ESL. GND and PGND (power ground) should be connected together at a single point.
- Connect CS\_GND (RGE) to source of rectifying MOSFET using Kevin connection. Avoid common trace for high-current paths such as the MOSFET to the output capacitors or the PGND to the MOSFET trace. When using an external current sense resistor, apply the same care and connect it to the positive side (ground side) of the resistor.
- PGND is the return path for rectifying MOSFET gate drive. Use 0.65 mm (25 mil) or wider trace. Connect to source of rectifying MOSFET with shortest possible path.
- Place a V5FILT filter capacitor (RGE) close to the device, within 12 mm (0.5 inches) if possible.
- The trace from the CS pin should avoid high-voltage switching nodes such as those for LL, VBST, DRVH, DRVL or PGOOD.
- In order to effectively remove heat from the package, prepare thermal land and solder to the package's thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps heat spreading. Include numerous vias with a 0.33-mm diameter connected from the thermal land to the internal and solderside ground plane(s) to enhance heat dissipation.



## 11.2 Layout Example




Figure 47. Layout



#### 12 器件和文档支持

#### 12.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.3 商标

D-CAP 中配置, PowerPAD, E2E are trademarks of Texas Instruments.

#### 12.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



LSD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS51116PWP	Active	Production	HTSSOP (PWP)   20	70   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116PWP.A	Active	Production	HTSSOP (PWP)   20	70   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116PWP.B	Active	Production	HTSSOP (PWP)   20	70   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116PWPG4	Active	Production	HTSSOP (PWP)   20	70   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116PWPR	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116PWPR.A	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116PWPR.B	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116PWPRG4	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS51116
TPS51116RGER	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116
TPS51116RGER.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116
TPS51116RGER.B	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116
TPS51116RGERG4	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116
TPS51116RGET	Active	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116
TPS51116RGET.A	Active	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116
TPS51116RGET.B	Active	Production	VQFN (RGE)   24	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 51116

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

#### PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS51116:

Enhanced Product: TPS51116-EP


NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

www.ti.com 23-May-2025

#### TAPE AND REEL INFORMATION

# REEL DIMENSIONS Reel Diameter Reel Width (W1)



	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51116PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS51116RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51116RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 23-May-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51116PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS51116RGER	VQFN	RGE	24	3000	346.0	346.0	33.0
TPS51116RGET	VQFN	RGE	24	250	210.0	185.0	35.0

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 23-May-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS51116PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS51116PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS51116PWP.B	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS51116PWPG4	PWP	HTSSOP	20	70	530	10.2	3600	3.5




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



6.5 x 4.4, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G20)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月