

具有轻载效率优化的单相脉宽调制 (PWM) 控制器

特性

- 1.5V 至 19V 转换电压范围
- 4.5V 至 14V 电源电压范围
- 电压模式控制
- 针对效率优化的轻负载跳跃模式
- 高精度 0.5% 内部 0.8V 基准
- 0.8V 至 0.7 × V_{IN} 的可调输出电压
- 内部软启动
- 支持预偏置启动
- 支持软启动
- ル

250kHz 至 1MHz 的可编程开关频率

- 过流保护
- 针对过流的电感器直流电阻 (DCR) 感测
- 针对零电流检测的 R_{DS(on)} 感测
- 过压和欠压保护
- 开漏电源正常输出
- 内部自举开关
- 由 VCCDR 供电的集成高电流驱动器
- 小型 3 mm x 3 mm 的 16 引脚四方扁平无引线 (QFN) 封装

应用范围


- 服务器和台式机子系统电源
- DDR 内存和端接电源
- 分布式电源
- 通用直流/直流转换器

描述

TPS53211 是一款具有集成高电流驱动器的单相位 PWM 控制器。 它用于 1.5V 到最高 19V 的转换电压。

TPS53211 特有一个跳跃模式解决方案,此解决方案 在无需增加输出电压纹波的情况下可优化轻负载条件下的效率。 此器件提供预偏置启动,软停止,集成自举 开关,电源正常功能,EN/输入欠压闭锁 (UVLO) 保护。 它支持高达 19 V 的转换电压,以及 0.8V 至 0.7V × V_{IN} 的输出电压可调范围。

TPS53211 采用 3mm × 3mm, 16 引脚, QFN 封 装 (符合绿色环保 RoHs 标准且无铅), 并且可在 - 40° C 到 85°C 的温度范围内额定运行。





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TA	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY	ECO PLAN
40°C to 05°C	Plastic QFN	TPS53211RGTR	40	Tape and Reel	3000	Green (RoHS and
–40°C to 85°C	85°C (RGT)	TPS53211RGTT	16	Mini Reel	250	no Pb/Br)

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNITS	
	VCC, EN		-0.3	15		
	VCCDR		-0.3	7.7		
Output voltage range (2) Output voltage range (3) Ground pins Electrostatic discharge Storage junction tempe Operating junction tempe	BOOT	-0.3	36			
	DOOT 12 DUAGE	dc	-0.3	7.7		
	BOOT to PHASE	transient < 200 ns	-5	7.7	.,	
	DIACE	dc	-3	26	V	
	PHASE	transient < 200 ns	-5	30		
	FB, VSEN, OSC		-0.3	3.6		
	000 000	V _{VCC} > 7.5 V	-0.7	6		
	CSP, CSN	V _{VCC} ≤ 7.5 V	-0.7	VCC-1.5		
	UGATE		-0.3	36		
	UGATE to PHASE,	dc	-0.3	7.7		
Output voltage	LGATE	transient < 200 ns	-5	7.7	V	
Tange	COMP		-0.3	3.6		
	PGOOD		-0.3	15		
Oracinal mina	GND		-0.3	0.3	V	
Ground pins	FBG		-0.3	0.3	V	
Electrostatic	Human Body Model (HBM)			1500	.,	
discharge	Charged Device Mode	el (CDM)		500	V	
Storage junction temper	erature		-55	150	°C	
Operating junction tem	perature		-40	150	°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TPS53211		
	THERMAL METRIC ⁽¹⁾	QFN	UNITS	
		16 PINS	1	
θ_{JA}	Junction-to-ambient thermal resistance	51.3		
θ_{JCtop}	Junction-to-case (top) thermal resistance	85.4		
θ_{JB}	Junction-to-board thermal resistance	20.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	1.3	*C/VV	
ΨЈВ	Junction-to-board characterization parameter	19.4		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	6		

(1) 有关传统和新的热 度量的更多信息,请参阅IC 封装热度量应用报告, SPRA953。

⁽²⁾ All voltage values are with respect to the network ground terminal unless otherwise noted.

⁽³⁾ Voltage values are with respect to the SW terminal.



RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNITS		
	VCC		4.5	14			
	EN	EN					
	VCCDR		4.5	7			
Input voltage range Output voltage range Ground pins	BOOT	dc	-0.1	34			
	BOOT to PHASE	dc	-0.1	7			
	BOOT to PHASE	transient < 200ns	-3	7	V		
	DUACE	dc	-1	24			
	PHASE	-3	28				
	FB, VSEN, OSC	-0.1	3.3				
	CSP, CSN	V _{VCC} > 7.5 V	-0.1	5.5			
	CSF, CSN	V _{VCC} ≤ 7.5 V	-0.1	V _{VCC} -2			
	UGATE	·	-0.1	34			
	UGATE to PHASE, LGATE	dc	-0.1	7			
Output voltage range	OGATE to PHASE, LGATE	transient < 200 ns	-3	7			
	COMP		-0.1	3.3	V		
	PGOOD		-0.1	12			
Cround nine	GND	GND					
Ground pins	FBG		-0.1	0.1			
Junction temperature range	e, T _J		-40	125	°C		
Operating free-air tempera	ture, T _A		-40	85	°C		



ELECTRICAL CHARACTERISTICS(1)

over operating free-air temperature range, VCC = 12V, PGND = GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPP	·LY					
V _{VCC}	VCC supply voltage	Nominal input voltage range	4.5		12	V
V _{POR}	VCC POR threshold	Ramp up; EN ='HI'	4.1	4.25	4.4	V
V _{PORHYS}	VCC POR hysteresis	VCCDR POR hysteresis		200		mV
I _{CC_STBY}	Standby current	EN pin is low. V _{VCC} = 12 V			60	μΑ
R _{Boot}	Rds(on) of the boot strap switch			10		Ω
DRIVER SUF			+			
V _{CCDR}	VCCDR Supply voltage	Nominal input voltage range	4.5		7.0	V
V _{PORDR}	VCCDR POR threshold	Ramp up; EN ='HI'	3.15	3.32	3.50	V
V _{PORHYSDR}	VCCDR POR hysteresis	VCCDR POR hysteresis		220		mV
I _{CCDR_STBY}	Standby current	EN pin is low. V _{VCC} = 12 V			100	μA
REFERENCE			+			-
V _{VREF}	VREF	Internal precision reference voltage		0.8		V
TOL _{VREF}	VREF tolerance	Close loop trim. 0°C ≤ T _J ≤ 70°C	-0.5%		0.5%	
ERROR AME	LIFIER		1			
UGBW ⁽²⁾	Unity gain bandwidth		14			MHz
AOL ⁽²⁾	Open loop gain		80			dB
I _{FB(int)}	FB Input leakage current	Sourced from FB pin		10		nA
I _{EA(max)}	Output sinking and sourcing current			2.5		mA
SR ⁽²⁾	Slew rate			5		V/µs
ENABLE		1	1			
V _{ENH}	EN logic high		2.2			V
V _{ENL}	EN logic low				600	mV
I _{EN}	EN pin current				12	μA
SOFT STAR	г					
t _{SS_delay}	Delay after EN asserting	EN = 'HI' to "switching enabled"		1024/f _{SW}		ms
t _{PGDELAY}	PGOOD startup delay time	PG delay after soft-start begins		1560/f _{SW}		ms
RAMP		· · · · · · · · · · · · · · · · · · ·	1	_		
	Ramp amplitude	4.5V < V _{VCC} < 12 V		2		V
PWM		1 193	1			
t _{MIN(on)} (2)	Minimum ON time		40			ns
D _{MAX} ⁽²⁾	Maximum duty cycle	f _{SW} = 1 MHz	70%			
	FREQUENCY	1 20	l l			
f _{SW(typ)}	Typical switching frequency	$R_{OSC} = 61.9 \text{ k}\Omega$	360	400	440	kHz
f _{SW(min)}	Minumum switching frequency	$R_{OSC} = 250 \text{ k}\Omega$		250		kHz
f _{SW(max)}	Maximum switching frequency	$R_{OSC} = 14 \text{ k}\Omega$		1		MHz
f _{SW(tol)}	Switching frequency tolerance	$R_{OSC} > 12.4 \text{ k}\Omega$	-20%		20%	
OVERCURR		1	I.			
	CSP-CSN threshold for DCR	T 0500	47	20	00	
V_{OC_TH}	sensing	T _A = 25°C	17	20	23	mV

⁽¹⁾ See PS pin description for levels.(2) Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS(1) (continued)


over operating free-air temperature range, VCC = 12V, PGND = GND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GATE DRIVE	RS					
R _{HDHI} ⁽³⁾	High-side driver sourcing resistance	(V _{BOOT} – V _{PH}) forced to 5 V, high state		1		Ω
R _{HDLO}	High-side driver sinking resistance	(V _{BOOT} – V _{PH}) forced to 5 V, low state		0.5		Ω
R _{LDHI}	Low-side driver sourcing resistance	(V _{CCDR} - GND) = 5 V, high state		0.7		Ω
R _{LDLO}	Low-side driver sinking resistance	V _{CCDR} - GND = 5 V, low state		0.33		Ω
POWER GOO	OD .					
V _{PGDL}	PG lower threshold	Measured at VSEN w/r/t VREF		87%	89%	
V _{PGDU}	PG upper threshold	Measured at VSEN w//rt VREF	110%	113%	116%	
V _{PGHYS}	PG hysteresis	Measured at VSEN w/r/t VREF		3.5%		
t _{OVPGDLY}	PG delay time at OVP	Time from VSEN out of +12.5% of VREF to PG low		2.3		μs
t _{UVPGDLY}	PG delay time at UVP	Time from VSEN out of –12.5% of VREF to PG low		2.3		μs
V _{INMINPG}	Minimum V_{CC} voltage for valid PG at startup.	Measured at V _{VCC} with 1 mA (or 2 mA) sink current on PG pin at startup.		1		V
V _{PGPD}	PG pull-down voltage	Pull down voltage with 4 mA sink current		0.2	0.4	V
I _{PGLK}	PG leakage current	Hi-Z leakage current, apply 6.5 V in off state	7.8	12	16.2	μA
OUTPUT OV	ERVOLTAGE AND UNDERVOLTAGE	PROTECTION				
V _{OVth}	OVP threshold	Measured at the VSEN wrt. VREF.	110%	113%	116%	
V _{UVth}	UVP threshold	Measured at the VSEN wrt. VREF.		87%	89%	
t _{OVPDLY}	OVP delay time	Time from VSEN out of +12.5% of VREF to OVP fault		2.3		μs
t _{UVPDLY} (3)	UVP delay time	Time from VSEN out of –12.5% of VREF to UVP fault		80		μs
THERMAL SI	HUTDOWN					
THSD ⁽³⁾	Thermal shutdown	Latch off controller, attempt soft-stop	130	140	150	°C
THSD _{HYS} (3)	Thermal shutdown hysteresis	Controller starts again after temperature has dropped		40		°C

⁽³⁾ Ensured by design. Not production tested.



DEVICE INFORMATION




PIN FUNCTIONS

PIN	ı		DESCRIPTION
NAME	NO.	I/O	
BOOT	4	I	Supply input for high-side drive (boot strap pin). Connect capacitor from this pin to SW pin
COMP	8	0	Error amplifier compensation terminal. Type III compensation method is generally recommended for stability.
CSN	12	Ι	Current sense negative input.
CSP	13	I	Current sense positive input
EN	7	I	Enable.
FB	9	I	Voltage feedback. Use for OVP, UVP and PGD determination.
FBG	11	G	Feedback ground for output voltage sense.
GND	16	G	Logic ground and low-side gate drive return.
PHASE	3	0	Output inductor connection to integrated power devices.
LGATE	2	0	Low-side gate drive output.
OSC	14	0	Frequency programming input.
PGOOD	6	0	Power good output flag. Open drain output. Pull up to an external rail via a resistor.
UGATE	5	0	High-side gate drive output.
VCC	15	I	Supply input for analog control circuitry.
VCCDR	1	I/O	Bias voltage for integrated drivers.
VSEN	10	I	Output voltage sense



FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS




Figure 1. VCC Current vs. Junction Temperature




Figure 3. Power Good Hysteresis vs. Junction Temperature




Figure 2. Switching Frequency vs. Junction Temperature




Figure 4. Power Good Threshold vs. Junction Temperature



DETAILED DESCRIPTION

Introduction

The TPS53211 is a single-channel synchronous buck controller with integrated high-current drivers. The TPS53211 is used for 1.5 V up to 19 V conversion voltage, and provides output voltage from 0.8 V to 0.7 V_{IN}. It operates with programmable switching frequency ranging from 250 kHz to 1 MHz.

This device employs a skip mode solution that optimizes the efficiency at light-load condition without compromising the output voltage ripple. The device provides pre-bias startup, integrated bootstrap switch, power good function, EN/Input UVLO protection. The TPS53211 is available in the 3 mm by 3mm 16-pin QFN package and is specified from -40°C to 85°C.

Switching Frequency Setting

The clock frequency is programmed by the value of the resistor connected from the OSC pin to ground. The switching frequency is programmable from 250 kHz to 1 MHz. The relation between the frequency and the OSC resistance is given by Equation 1.

$$f_{SW} = 200 + \frac{10^6}{(R_{OSC} \times 78.5) + 150}$$

where

- R_{OSC} is the resistor connected from the OSC pin to ground in $k\Omega$
- f_{SW} is the desired switching frequency in kHz

(1)

Soft-Start Function

The soft-start function reduces the inrush current during the start-up. A slow rising reference voltage is generated by the soft-start circuitry and sent to the input of the error amplifier. When the soft-start ramp voltage is less than 800 mV, the error amplifier uses this ramp voltage as the reference. When the ramp voltage reaches 800 mV, a fixed 800 mV reference voltage is utilized for the error amplifier. The soft-start function is implemented only when VCC and VCCDR are above the respective UVLO thresholds and the EN pin is released.

When the soft-start begins, the device initially waits for 1024 clock cycles and then starts to ramp up the reference. After the reference voltage begins to rise, the PGOOD signal goes high after a 1560 clock-cycle delay.

UVLO Function

The TPS53211 provides UVLO protection for the input supply (VCC) and driver supply (VCCDR). If the supply voltage is lower than UVLO threshold voltage minus the hysteresis, the device shuts off. When the voltage rises above the threshold voltage, the device restarts. The typical UVLO rising threshold is 4.25 V for VCC and 3.32 V for VCCDR. Hysteresis of 200 mV for VCC and 220 mV for VCCDR are also provided to prevent glitch.

Overcurrent Protection

The TPS53211 continuously monitors the current flowing through the inductor. The inductor DCR current sense is implemented by comparing and monitoring the difference between the CSP and CSN pins. DCR current sensing requires time constant matching between the inductor and the sensing network:

$$\frac{L}{DCR} = R \times C \tag{2}$$

TPS53211 has two level OC thresholds: 20 mV and 30 mV for the voltage between the CSP and CSN pins.

If the voltage between the CSP and CSN pins exceeds the 20 mV current limit threshold, an OC counter starts to increment to count the occurrence of the overcurrent events. The converter shuts down immediately when the OC counter reaches four (4). The OC counter resets if the detected current is lower than the OC threshold after an OC event. Normal operation can only be restored by cycling the VCC voltage.

If the voltage between the CSP and CSN pins is higher than 30 mV, the device latches off immediately. Normal operation can be restored only by cycling the VCC voltage.



The TPS53211 has thermal compensation to adjust the OCP threshold in order to reduce the influence of inductor DCR variation due to temperature change. The OCP level has a change rate of 0.35%/°C.

Overvoltage and Undervoltage Protection

The TPS53211 monitors the VSEN pin voltage to detect the overvoltage and undervoltage conditions. A resistor divider with the same ratio as on the FB input is recommended for the VSEN input. The overvoltage and undervoltage thresholds are set to $\pm 13\%$ of V_{OUT} .

When the VSEN voltage is greater than 113% of the reference, the overvoltage protection is activated. The highside MOSFET turns off and the low-side MOSFET turns on. Normal operation can be restored only by cycling the VCC pin voltage.

When the VSEN voltage is lower than 87% of the reference voltage, the undervoltage protection is triggered and the PGOOD signal goes low. After 80 µs, the controller is latched off with both the upper and lower MOSFETs turned off.

After both the undervoltage and overvoltage events, the device is latched off. Normal operation can be restored only by cycling the VCC pin voltage.

Power Good

The TPS53211 monitors the output voltage through the VSEN. During start up, the power good signal delay after the reference begins to rise is 1560 clock cycles. After this delay, if the output voltage is within ±9.5% of the target value, PGOOD signal goes high.

At steady state, if the VSEN voltage is within 113% and 87% of the reference voltage, the power good signal remains high. If VSEN voltage is outside of this limit, PGOOD pin is pulled low by the internal open drain output. The PGOOD output is an open drain and requires an external pull-up resistor.

Over-Temperature Protection

The TPS53211 continuously monitors the die temperature. If the die temperature exceeds the threshold value (140°C typical), the device shuts off. When the device temperature lowers to 40°C below the over-temperature threshold, it restarts and return to normal operation.



APPLICATION INFORMATION

The following example illustrates the design process and component selection for a single output synchronous buck converter using TPS53211. The schematic of a design example is shown in Figure 5. The specifications of the converter are listed in Table 1.

Table 1. Specification of the Single Output Synchronous Buck Converter

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		10.8	12	13.2	V
V _{OUT}	Output voltage			1.05		V
V _{RIPPLE}	Output ripple	I _{OUT} = 20 A		1% of V _{OUT}		V
I _{OUT}	Output current			20		Α
f _{SW}	Switching frequency			400		kHz




Figure 5. Typical 12-V Input Application Circuit

Output Inductor Selection

Determine an inductance value that yields a ripple current of approximately 20% to 40% of maximum output current. The inductor ripple current is determined by Equation 3:

$$I_{L(ripple)} = \frac{1}{L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(3)

The inductor requires a low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation.



Output Capacitor Selection

The output capacitor selection is determined by output ripple and transient requirement. When operating in CCM, the output ripple has three components:

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)} + V_{RIPPLE(ESL)}$$
(4)

$$V_{RIPPLE(C)} = \frac{I_{L(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(5)

$$V_{RIPPLE(ESR)} = I_{L(ripple)} \times ESR$$
(6)

$$V_{RIPPLE(ESL)} = \frac{V_{IN} \times ESL}{L}$$
(7)

When a ceramic output capacitor is chosen, the ESL component is usually negligible. In the case when multiple output capacitors are used, the total ESR and ESL should be the equivalent of the all output capacitors in parallel.

When operating in DCM, the output ripple is dominated by the component determined by capacitance. It also varies with load current and can be expressed as shown in Equation 8.

$$V_{RIPPLE(DCM)} = \frac{\left(\alpha \times I_{L(ripple)} - I_{OUT}\right)^{2}}{2 \times f_{SW} \times C_{OUT} \times I_{L(ripple)}}$$

where

$$\alpha = \frac{t_{ON(dcm)}}{t_{ON(ccm)}}$$
• α is the DCM On-Time coefficient and can be expressed as




Figure 6. DCM V_{OUT} Ripple Calculation



Input Capacitor Selection

The selection of input capacitor should be determined by the ripple current requirement. The ripple current generated by the converter needs to be absorbed by the input capacitors as well as the input source. The RMS ripple current from the converter can be expressed as:

$$I_{IN(ripple)} = I_{OUT} \times \sqrt{D \times (1-D)}$$

where

$$D = \frac{V_{OUT}}{V_{IN}}$$
• D is the duty cycle and can be expressed as

To minimize the ripple current drawn from the input source, sufficient input decoupling capacitors should be placed close to the device. The ceramic capacitor is recommended due to the inherent low ESR and low ESL. The input voltage ripple can be calculated as below when the total input capacitance is determined:

$$V_{IN(ripple)} = \frac{I_{OUT} \times D}{f_{SW} \times C_{IN}}$$
(10)

Output Voltage Setting Resistors Selection

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in Figure 7. R1 is connected between FB pin and the output, and R2 is connected between the FB pin and FBG. The recommended value for R1 is between 1 k Ω and 5 k Ω . Determine R2 using Equation 11.

$$R1 = \left(\frac{0.8}{\left(V_{OUT} - 0.8\right)}\right) \times R1 \tag{11}$$

Compensation Design

The TPS53211 employs voltage mode control. To effectively compensation the power stage and ensures fast transient response, Type III compensation is typically used.

The control to output transfer function can be described in Equation 12.

$$G_{CO} = 4 \times \frac{1 + s \times C_{OUT} \times ESR}{1 + s \times \left(\frac{L}{DCR + R_{LOAD}} + C_{OUT} \times (ESR + DCR)\right) + s^2 \times L \times C_{OUT}}$$
(12)

The output LC filter introduces a double pole, calculated in Equation 13.

$$f_{\rm DP} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{\rm OUT}}} \tag{13}$$

The ESR zero of can be calculated calculated in Equation 14

$$f_{\mathsf{ESR}} = \frac{1}{2 \times \pi \times \mathsf{ESR} \times \mathsf{C}_{\mathsf{OUT}}} \tag{14}$$




Figure 7 shows the configuration of Type III compensation and typical pole and zero locations. Equation 15 through Equation 17 describe the compensator transfer function and poles and zeros of the Type III network.

$$G_{EA} = \frac{\left(1 + s \times C_{1} \times (R_{1} + R_{3})\right)\left(1 + s \times R_{4} \times C_{2}\right)}{\left(s \times R_{1} \times (C_{2} + C_{3})\right) \times \left(1 + s \times C_{1} \times R_{3}\right) \times \left(1 + s \times R_{4} \frac{C_{2} \times C_{3}}{C_{2} + C_{3}}\right)}$$
(15)

$$f_{Z1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \tag{16}$$

$$f_{Z2} = \frac{1}{2 \times \pi \times (R_1 + R_3) \times C_1} \cong \frac{1}{2 \times \pi \times R_1 \times C_1}$$
(17)



f_{P2} f_{P3} Frequency UDG-11175

Figure 7. Type III Compensation Network Configuration

Figure 8. Type III Compensation Network Waveform

$$f_{P1} = 0$$

$$f_{P2} = \frac{1}{2 \times \pi \times R_3 \times C_1}$$

$$f_{P3} = \frac{1}{2 \times \pi \times R_4 \times \left(\frac{C_2 \times C_3}{C_2 + C_3}\right)} \cong \frac{1}{2 \times \pi \times R_4 \times C_3}$$
(18)
$$(19)$$

The two zeros can be placed near the double pole frequency to cancel the response from the double pole. One pole can be used to cancel ESR zero, and the other non-zero pole can be placed at half switching frequency to attenuate the high frequency noise and switching ripple. Suitable values can be selected to achieve a compromise between high phase margin and fast response. A phase margin higher than 45° is required for stable operation.



CI	hanges from Original (September 2011) to Revision A	Page
•	Changed Input voltage range condition for CSP and CSN pins in ABSOLUTE MAXIMUM RATINGS table from $V_{VCC} > 6.8$ " to $V_{VCC} > 7.5$ "	2
•	Changed Input voltage range maximum specification for CSP and CSN pins in ABSOLUTE MAXIMUM RATINGS table from "5.3 V" to "6 V"	2
•	Changed Input voltage range condition for CSP and CSN pins in ABSOLUTE MAXIMUM RATINGS table from " $V_{VCC} \le 6.8$ " to " $V_{VCC} \le 7.5$ "	2
•	Changed Input voltage range condition for CSP and CSN pins in RECOMMENDED OPERATING CONDITIONS table from " $V_{VCC} > 6.8$ " to " $V_{VCC} > 7.5$ "	3
•	Changed Input voltage range maximum specification for CSP and CSN pins in RECOMMENDED OPERATING CONDITIONS table from "5 V" to "5.5 V"	3
•	Changed Input voltage range condition for CSP and CSN pins in RECOMMENDED OPERATING CONDITIONS table from " $V_{VCC} > 6.8$ " to " $V_{VCC} > 7.5$ "	3

11-Nov-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS53211RGTR	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53211
TPS53211RGTR.B	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53211
TPS53211RGTT	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53211
TPS53211RGTT.B	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53211

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53211RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53211RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53211RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
TPS53211RGTT	VQFN	RGT	16	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月