

## TPS565201 4.5V 至 17V 输入、5A 同步降压稳压器

### 1 特性

- 5A 最大输出电流
- 集成 31mΩ 和 16mΩ FET
- D-CAP2™ 模式控制，具有快速动态响应特性
- 输入电压范围：4.5V 至 17V
- 输出电压范围：0.76V 至 7V
- 可在轻负载条件下利用跳脉冲的方式实现高效率 Eco-mode™
- 500kHz 开关频率
- 关断电流  $\leq 1\mu\text{A}$
- 1% 反馈电压精度
- 从预偏置输出电压启动
- 逐周期电流限制
- 断续模式过流保护
- 非锁存 UVP、UVLO 和 TSD 保护

### 2 应用

- 数字电视电源
- 高清 蓝光™ 光盘播放器
- 网络家庭终端设备
- 数字机顶盒 (STB)
- 安全监控

### 3 说明

TPS565201 是一款简单易用的 5A 同步降压转换器。

该器件经过优化，最大限度地减少了运行所需的外部组件并可实现低待机电流。

此开关模式电源 (SMPS) 器件采用 D-CAP2™ 控制，此控制方式无需外部补偿组件即可实现快速瞬态响应。D-CAP2 还支持使用低等效串联电阻 (ESR) 专用聚合物电容器和陶瓷输出电容器。

TPS565201 能够以脉冲跳跃模式运行，从而能在轻负载运行期间保持高效率。


TPS565201 器件采用 6 引脚 1.6mm × 2.9mm SOT (DDC) 封装，可在 -40°C 至 125°C 的结温范围内运行。

#### 器件信息(1)


器件型号	封装	封装尺寸 (标称值)
TPS565201	DDC (6)	1.60mm x 2.90mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

简化电路原理图



TPS565201 效率




## 目录

<b>1</b>	特性 .....	1	7.4	Device Functional Modes.....	11
<b>2</b>	应用 .....	1	<b>8</b>	<b>Application and Implementation</b> .....	12
<b>3</b>	说明 .....	1	8.1	Application Information.....	12
<b>4</b>	修订历史记录 .....	2	8.2	Typical Application .....	12
<b>5</b>	<b>Pin Configuration and Functions</b> .....	3	<b>9</b>	<b>Power Supply Recommendations</b> .....	17
<b>6</b>	<b>Specifications</b> .....	4	<b>10</b>	<b>Layout</b> .....	18
6.1	Absolute Maximum Ratings .....	4	10.1	Layout Guidelines .....	18
6.2	ESD Ratings.....	4	10.2	Layout Example .....	18
6.3	Recommended Operating Conditions.....	4	<b>11</b>	器件和文档支持 .....	19
6.4	Thermal Information .....	4	11.1	接收文档更新通知 .....	19
6.5	Electrical Characteristics.....	5	11.2	社区资源 .....	19
6.6	Typical Characteristics .....	6	11.3	商标 .....	19
<b>7</b>	<b>Detailed Description</b> .....	9	11.4	静电放电警告.....	19
7.1	Overview .....	9	11.5	Glossary .....	19
7.2	Functional Block Diagram .....	9	<b>12</b>	机械、封装和可订购信息.....	19
7.3	Feature Description.....	10			

## 4 修订历史记录

日期	修订版本	说明
2017 年 9 月	*	初始发行版。

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	1	—	Ground pin. Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	O	Switch node connection between high-side NFET and low-side NFET.
VIN	3	I	Input voltage supply pin. The drain terminal of high-side power NFET.
VFB	4	I	Converter feedback input. Connect to output voltage with feedback resistor divider.
EN	5	I	Enable input control. Active high and must be pulled up to enable the device.
VBST	6	O	Supply input for the high-side NFET gate drive circuit. Connect 0.1 $\mu$ F capacitor between VBST and SW pins.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	VIN, EN	-0.3	19	V
	VBST	-0.3	25	V
	VBST (10 ns transient)	-0.3	27	V
	VBST (vs SW)	-0.3	6.5	V
	VFB	-0.3	6.5	V
	SW	-2	19	V
	SW (10 ns transient)	-3.5	21	V
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Supply input voltage range	4.5		17	V
V <sub>I</sub>	Input voltage range	VBST		23	V
		VBST (10 ns transient)		26	
		VBST (vs SW)		6.0	
		EN	-0.1	17	
		VFB	-0.1	5.5	
		SW	-1.8	17	
		SW (10 ns transient)	-3.5	20	
T <sub>J</sub>	Operating junction temperature	-40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS565201	UNIT
		DDC (SOT)	
		6 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	95.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	35.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	16.4	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	16.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics







 $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{IN} = 12\text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
$I_{VIN}$	Operating – non-switching supply current	$V_{IN}$ current, $EN = 5\text{ V}$ , $V_{FB} = 1\text{ V}$		320	510	$\mu\text{A}$
$I_{VINS\text{DN}}$	Shutdown supply current	$V_{IN}$ current, $EN = 0\text{ V}$		0.8	5	$\mu\text{A}$
<b>LOGIC THRESHOLD</b>						
$V_{ENH}$	EN high-level input voltage		1.6			V
$V_{ENL}$	EN low-level input voltage				0.8	V
$R_{EN}$	EN pin resistance to GND	$V_{EN} = 12\text{ V}$	120	245	400	$\text{k}\Omega$
<b><math>V_{FB}</math> VOLTAGE AND DISCHARGE RESISTANCE</b>						
$V_{FBTH}$	$V_{FB}$ threshold voltage		753	760	767	mV
$I_{VFB}$	$V_{FB}$ input current	$V_{FB} = 0.8\text{ V}$ , $T_A = 25^{\circ}\text{C}$		0	$\pm 0.1$	$\mu\text{A}$
<b>MOSFET</b>						
$R_{DS(\text{on})h}$	High-side switch resistance	$T_A = 25^{\circ}\text{C}$ , $V_{BST} - V_{SW} = 5.5\text{ V}$		31		$\text{m}\Omega$
$R_{DS(\text{on})l}$	Low-side switch resistance	$T_A = 25^{\circ}\text{C}$		16		$\text{m}\Omega$
<b>CURRENT LIMIT</b>						
$I_{OCL}$	Current limit		5.3	6.7	8	A
<b>THERMAL SHUTDOWN</b>						
$T_{SDN}$	Thermal shutdown threshold <sup>(1)</sup>	Shutdown temperature		172		$^{\circ}\text{C}$
		Hysteresis		38		
<b>ON-TIME TIMER CONTROL</b>						
$t_{\text{OFF}(\text{MIN})}$	Minimum off time	$V_{FB} = 0.61\text{ V}$		236	280	ns
<b>SOFT START</b>						
$t_{SS}$	Soft-start time	Internal soft-start time		1.0		ms
<b>FREQUENCY</b>						
$F_{sw}$	Switching frequency	$V_{IN} = 12\text{ V}$ , $V_O = 5\text{ V}$ , CCM mode		500		kHz
<b>OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION</b>						
$V_{UVP}$	Output UVP threshold	Hiccup detect ( $H > L$ )		65		%
$T_{\text{HICCUP\_WAIT}}$	Hiccup on time			1.8		ms
$T_{\text{HICCUP\_RE}}$	Hiccup time before restart			14.9		ms
<b>UVLO</b>						
UVLO	UVLO threshold	Wake up VIN voltage		4.0	4.3	V
		Shutdown VIN voltage	3.3	3.6		
		Hysteresis VIN voltage <sup>(1)</sup>		0.4		

(1) Not production tested.


## 6.6 Typical Characteristics

$V_{IN} = 12\text{ V}$  (unless otherwise noted)




**Typical Characteristics (continued)**


$V_{IN} = 12\text{ V}$  (unless otherwise noted)




**Figure 7. TPS565201 Switching Frequency vs Input Voltage**




**Figure 8. TPS565201 Switching Frequency vs Output Current**




**Figure 9. TPS565201 Efficiency vs Output Current**



**Figure 10. TPS565201 Efficiency vs Output Current**




**Figure 11. TPS565201 Efficiency vs Output Current**



**Figure 12. TPS565201 Efficiency vs Output Current**

**Typical Characteristics (continued)**

$V_{IN} = 12\text{ V}$  (unless otherwise noted)




## 7 Detailed Description

### 7.1 Overview

The TPS565201 is a 5-A synchronous step-down converter. The proprietary D-CAP2™ mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2™ mode control can reduce the output capacitance required to meet a specific level of performance.

### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Adaptive On-Time Control and PWM Operation

The main control loop of the TPS565201 is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. The D-CAP2™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with low-ESR ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one shot duration is set inversely proportional to the converter input voltage,  $V_{IN}$ , and proportional to the output voltage  $V_O$ , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An ripple is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

### 7.3.2 Pulse Skip Mode

The TPS565201 is designed with Eco-mode™ to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light load operation  $I_{OUT(LL)}$  current can be calculated in [Equation 1](#).

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (1)$$

### 7.3.3 Soft Start and Pre-Biased Soft Start

The TPS565201 has an internal 1.0-ms soft-start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is pre-biased at startup, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converter ramps up smoothly into regulation point.

## Feature Description (continued)

### 7.3.4 Current Protection

The output over-current limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The inductor current is monitored during the OFF state by measuring the low-side FET drain to source voltage, which is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by  $V_{IN}$ ,  $V_{OUT}$ , and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current  $I_{OUT}$ . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the VFB voltage falls below the UVP threshold voltage, the UVP comparator detects it. And then, the device shuts down after the UVP delay time (typically 24  $\mu$ s) and re-starts after the hiccup time (typically 14.9 ms).

When the over current condition is removed, the output voltage returns to the regulated value.

### 7.3.5 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors input voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

### 7.3.6 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 172°C), the device is shut off. This is a non-latch protection.

## 7.4 Device Functional Modes

### 7.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS565201 operates in the normal switching mode. Normal continuous conduction mode (CCM) occurs when the minimum switch current is above 0 A. In CCM, the TPS565201 operates at a quasi-fixed frequency of 500 kHz.

### 7.4.2 Eco-mode™ Operation

When the TPS565201 is in the normal CCM operating mode and the switch current falls to 0 A, the TPS565201 begins operating in pulse skipping eco-mode. Each switching cycle is followed by a period of energy saving sleep time. The sleep time ends when the VFB voltage falls below the eco-mode threshold voltage. As the output current decreases, the perceived time between switching pulses increases.

### 7.4.3 Standby Operation

When the TPS565201 is operating in either normal CCM or Eco-mode™, it may be placed in standby by asserting the EN pin low.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The device is a typical step-down DC-DC converter for converting a higher dc voltage to a lower dc voltage with a maximum available output current of 5 A. The following design procedure can be used to select component values for the TPS565201. Alternately, the WEBENCH® software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

### 8.2 Typical Application

The application schematic in [Figure 14](#) shows the TPS565201 4.5-V to 17-V input, 1.05-V output converter design meeting the requirements for 5-A output. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.



Copyright © 2016, Texas Instruments Incorporated

**Figure 14. TPS565201 1.05-V, 5-A Reference Design**

## Typical Application (continued)

### 8.2.1 Design Requirements

Table 1 shows the design parameters for this application.

**Table 1. Design Parameters**

PARAMETER	EXAMPLE VALUE
Input voltage range	4.5 to 17 V
Output voltage	1.05 V
Transient response, 1-A/us slew rate	$\Delta V_{out} = \pm 5\%$
Input ripple voltage	400 mV
Output ripple voltage	20 mV
Output current rating	5 A
Operating frequency	550 kHz

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. TI recommends to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate  $V_{OUT}$ .

To improve efficiency at very light loads consider using larger value resistors. However, using too high of resistance causes the circuit to be more susceptible to noise; and, voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.760 \times \left( 1 + \frac{R1}{R2} \right) \quad (2)$$

#### 8.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_p = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}} \quad (3)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

**Table 2. Recommended Component Values**

OUTPUT VOLTAGE (V)	R1 (k $\Omega$ )	R2 (k $\Omega$ )	L1 ( $\mu$ H)			C8 + C9 ( $\mu$ F)
			MIN	TYP	MAX	
1	3.09	10.0	1.0	2.2	4.7	20 to 68
1.05	3.74	10.0	1.0	2.2	4.7	20 to 68
1.2	5.76	10.0	1.0	2.2	4.7	20 to 68
1.5	9.53	10.0	1.5	2.2	4.7	20 to 68
1.8	13.7	10.0	1.5	2.2	4.7	20 to 68
2.5	22.6	10.0	2.2	2.2	4.7	20 to 68
3.3	33.2	10.0	2.2	2.2	4.7	20 to 68
5	54.9	10.0	3.3	3.3	4.7	20 to 68
6.5	75	10.0	3.3	3.3	4.7	20 to 68

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using [Equation 4](#), [Equation 5](#), and [Equation 6](#). The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

Use 550 kHz for  $f_{SW}$ . Make sure the chosen inductor is rated for the peak current of [Equation 5](#) and the RMS current of [Equation 7](#).

$$I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}} \quad (4)$$

$$I_{PEAK} = I_O + \frac{I_{P-P}}{2} \quad (5)$$

$$I_{LO(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I_{P-P}^2} \quad (6)$$

For this design example, the calculated peak current is 5.4 A and the calculated RMS current is 5 A. The inductor used is a WE 744311220 with a peak current rating of 13 A and an RMS current rating of 9 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS565201 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20  $\mu$ F to 68  $\mu$ F. Use [Equation 7](#) to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}} \quad (7)$$

For this design two TDK C3216X5R0J226M 22- $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.229 A.

### 8.2.2.3 Input Capacitor Selection

The TPS565201 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10  $\mu$ F for the decoupling capacitor. An additional 0.1- $\mu$ F capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

### 8.2.2.4 Bootstrap Capacitor Selection

A 0.1- $\mu$ F ceramic capacitor must be connected between the VBST to SW pin for proper operation. TI recommends to use a ceramic capacitor.

### 8.2.3 Application Curves




Figure 15. Load Regulation,  $V_{IN} = 5\text{ V}$




Figure 16. Load Regulation,  $V_{IN} = 12\text{ V}$




Figure 17. Line Regulation




Figure 18. Efficiency vs Output Current




Figure 19. TPS565201 Input Voltage Ripple






Figure 20. TPS565201 Output Voltage Ripple, No Load




1 μs/div

Figure 21. TPS565201 Output Voltage Ripple,  $I_{OUT}$  2.5 A




1 μs/div

Figure 22. TPS565201 Output Voltage Ripple,  $I_{OUT}$  5 A




100 μs/div

Figure 23. TPS565201 Transient Response 0.1 to 2.5 A




100 μs/div

Figure 24. TPS565201 Transient Response, 1.25 to 3.75 A




100 μs/div

Figure 25. TPS565201 Transient Response, 2.5 to 5 A



2 ms/div

Figure 26. TPS565201 Startup Relative to  $V_{IN}$




400  $\mu$ s/div

20 ms/div

Figure 27. TPS565201 Startup Relative to EN

Figure 28. TPS565201 Shutdown Relative to  $V_{IN}$



400  $\mu$ s/div

Figure 29. TPS565201 Shutdown Relative to EN

## 9 Power Supply Recommendations


The TPS565201 is designed to operate from input supply voltage in the range of 4.5 V to 17 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 83%. Using that criteria, the minimum recommended input voltage is  $V_O / 0.83$ .

## 10 Layout

### 10.1 Layout Guidelines

1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
3. Provide sufficient vias for the input capacitor and output capacitor.
4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
5. Do not allow switching current to flow under the device.
6. A separate VOUT path should be connected to the upper feedback resistor.
7. Make a Kelvin connection to the GND pin for the feedback path.
8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
9. The trace of the VFB node should be as small as possible to avoid noise coupling.
10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

### 10.2 Layout Example



**Figure 30. TPS565201 Layout Example**

## 11 器件和文档支持

### 11.1 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.3 商标

D-CAP2, Eco-mode, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

蓝光 is a trademark of Blu-ray Disc Association.

All other trademarks are the property of their respective owners.

### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS565201DDCR</a>	Active	Production	SOT-23-THIN (DDC)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	5201
TPS565201DDCR.A	Active	Production	SOT-23-THIN (DDC)   6	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	5201
<a href="#">TPS565201DDCT</a>	Active	Production	SOT-23-THIN (DDC)   6	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	5201
TPS565201DDCT.A	Active	Production	SOT-23-THIN (DDC)   6	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	5201

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS565201DDCR	SOT-23-THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS565201DDCR	SOT-23-THIN	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS565201DDCT	SOT-23-THIN	DDC	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS565201DDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TPS565201DDCR	SOT-23-THIN	DDC	6	3000	184.0	184.0	19.0
TPS565201DDCT	SOT-23-THIN	DDC	6	250	210.0	185.0	35.0




# EXAMPLE BOARD LAYOUT

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPLODED METAL SHOWN  
SCALE:15X



SOLDEMASK DETAILS

4214841/E 08/2024

NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月