Product Folder

Order Now

Technical Documents

Tools & Software

Support & Community

Reference Design

TEXAS INSTRUMENTS

TPS65321-Q1

ZHCSF61B −OCTOBER 2015−REVISED JUNE 2017

TPS65321-Q1 具有 Eco-mode™ 和 LDO 稳压器的 36V 降压转换器

1 特性

- 符合汽车应用 要求
- 具有符合 AEC-Q100 的下列结果：
  – 器件温度 1 级：-40°C 至 +125°C 的环境运行温度范围
  – 器件 HBM ESD 分类等级 2
  – 器件组件充电模式 (CDM) ESD 分类等级 C4B
- 一个高输入电压降压 DC/DC 转换器
  – 输入范围：3.6V 到 36V
  – 250mΩ 高侧 MOSFET
  – 最大负载电流为 3.2A，输出的可调节范围为 1.1V 到 20V
  – 可调开关频率范围为 100kHz 至 2.5MHz
  – 同步至外部时钟
  – 利用脉冲跳跃 Eco-mode™ 控制方案在轻负载条件下实现了高效率
  – 140μA 最大静态工作电流
  – 复位输出引脚（低电平有效，开漏）
- 一个高输入电压低压降 (LDO) 稳压器
  – 输入范围：3V 到 36V
  – 空载条件下的电流能力为 280mA，静态电流典型值为 35-μA
  –

    I_O = 200mA（典型值）下具有 300mV 低压降电压
- 为两个稳压器提供过流保护
- 过热保护
- 14 引脚带散热片的薄型小尺寸 (HTSSOP) 封装，此封装具有 PowerPAD™集成电路封装

2 应用

- 汽车信息娱乐和仪表板
- 高级驾驶员辅助系统 (ADAS)
- 汽车远程信息处理，紧急呼叫

3 说明

TPS65321-Q1 器件结合了一个高输入电压 DC-DC 降压转换器（也称降压稳压器，其开关模式频率可调节范围为 100kHz 到 2.5MHz）和一个高输入电压 280mA 低压降 (LDO) 稳压器。降压稳压器的输入范围为 3.6V 到 36V，LDO 稳压器的输入范围为 3V 到 36 V。该降压稳压器集成一个高侧 MOSFET，带有一个低电平有效的开漏电源正常状态指示输出引脚 (nRST)。LDO 稳压器 具有 一个空载条件下典型值为 45μA 的低输入电流，同时集成一个 MOSFET。TPS65321-Q1 的低压跟踪特性可在冷启动条件下跟踪输入电源。

降压稳压器根据系统需求提供灵活设计。外部回路补偿电路可优化转换器响应，从而达到合适的工作条件。低纹波脉冲跳跃模式将无负载输入电源电流降至不超过 140μA。

此器件内置保护 特性， 例如软启动、限流和热感应并在功耗超量的情况下关断。另外，该器件具有内部欠压锁定 (UVLO) 功能，可在电源电压过低的情况下关闭。

器件信息[1]

器件型号	封装	封装尺寸（标称值）
TPS65321-Q1	HTSSOP (14)	5.00mm x 4.40mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

典型应用电路原理图

Copyright © 2017, Texas Instruments Incorporated

降压效率与输出电流间的关系

English Data Sheet: SLVSCF0

目录

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (December 2015) to Revision B   **Page**

Changes from Original (October 2015) to Revision A   **Page**

5 Pin Configuration and Functions

PWP Package
14-Pin HTSSOP With Thermal Pad
Top View

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	1	O	A bootstrap capacitor is required between the BOOT and SW pins to supply the bias voltage for the integrated high-side MOSFET.
COMP	12	O	The COMP pin is the error-amplifier output of the buck regulator, and the input to the output switch-current comparator of the buck regulator. Connect frequency-compensation components to the COMP pin.
EN1	8	I	The EN1 pin is the enable and disable input for the buck regulator (high-voltage tolerant) and is internally pulled to ground. Pull this pin up externally to enable the buck regulator.
EN2	7	I	The EN2 pin is the enable and disable input for the LDO regulator (high-voltage tolerant) and is internally pulled to ground. Pull this pin up externally to enable the LDO regulator.
FB1	11	I	The FB1 pin is the feedback pin of the buck regulator. Connect an external resistive divider between the buck regulator output, the FB2 pin, and the GND pin to set the desired output voltage of the buck regulator.
FB2	5	I	The FB2 pin is the feedback pin of the LDO regulator. Connect an external resistive divider between the LDO_OUT pin, the FB2 pin, and the GND pin to set the desired output voltage of the LDO regulator.
GND	13	—	This pin is the ground pin.
LDO_OUT	4	O	This pin is the LDO regulator output.
nRST	6	O	The nRST pin is the active low, open drain reset output of the buck regulator. Connect this pin with an external bias voltage through an external resistor. This pin is asserted high after the buck regulator begins regulating.
RT/CLK	9	I	Connect this pin to an external resistor to ground to program the switching frequency of the buck regulator. An alternative option is to feed an external clock to provide a reference for the switching frequency of the buck regulator.
SS	10	I	Connect this pin to an external capacitor to ground which sets the soft-start time of the buck regulator.
SW	14	I	The SW pin is the source node of the internal high-side MOSFET of the buck regulator.
VIN	2	—	The VIN pin is the input supply pin for the internal biasing and high-side MOSFET of the buck regulator.
VIN_LDO	3	—	The VIN_LDO pin is the input supply pin for the LDO regulator.
Exposed PowerPAD	—		Electrically connect the PowerPAD to ground and solder to the ground plane of the PCB for thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
Supply inputs	VIN	−0.3	40	V
	VIN_LDO	−0.3	40	
Control	EN1, EN2	−0.3	40	V
	EN1-VIN, EN2-VIN		1	
Buck converter	FB1	−0.3	3.6	V
	SW	−0.3 −2 V for 30 ns	40	
	BOOT	−0.3	46	
	BOOT-SW		8	
	COMP	−0.3	3.6	
	SS	−0.3	3.6	
	RT/CLK, SS	−0.3	3.6	
	nRST	−0.3	7	
LDO regulator	LDO_OUT	−0.3	7	V
	FB2	−0.3	7	
Operating ambient temperature, T_A			125	°C
Operating junction temperature range, T_J		−40	150	
Storage temperature, T_{stg}		−55	165	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	±2000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±500	
			Corner pins (1, 7, 8, and 14)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply inputs	VIN	3.6	36	V
	VIN_LDO	3	36	
Buck regulator	BOOT1	3.6	42	V
	SW1	−1	36	
	VFB1	0	0.8	
	SS	0	3	
	COMP	0	3	
	RT/CLK	0	3	
	nRST	0	5.25	
LDO regulator	LDO_OUT	1.1	5.5	V
	VFB2	0	0.8	
Control	EN1	0	36	V
	EN2	0	36	
Temperature	Operating junction temperature range, T_J	−40	150	°C

6.4 Thermal Information

	THERMAL METRIC[1]	TPS65321-Q1 PWP (HTSSOP) 14 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.4	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	25.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.7	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics

V_I = 6 V to 27 V, EN1 = EN2 = V_I, over-operating free-air temperature range T_A = –40°C to 125°C and maximum operating junction temperature T_J = –150°C, unless otherwise noted. V_I is the voltage on the battery-supply terminals, VIN and VIN_LDO.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN (INPUT POWER SUPPLY)						
	Operating input voltage	Normal mode, after initial start-up	3.6	12	36	V
	Shutdown supply current	$V_{(EN1)}$ = $V_{(EN2)}$ = 0 V, 25°C		2	7	µA
	Initial start-up voltage			6	36	V
ENABLE AND UVLO (EN1 AND EN2 TERMINALS)						
	Enable low level				0.7	V
	Enable high level		2.5			V
$V_{(VIN)(f)}$	Internal UVLO falling threshold	Ramp $V_{(VIN)}$ down until output turns OFF	1.8	2.6	3	V
$V_{(VIN)(r)}$	Internal UVLO rising threshold	Ramp $V_{(VIN)}$ up until output turns ON	2.2	2.8	3.2	V
BUCK REGULATOR						
$I_{(Qon)}$	Operating: non-switching supply	Measured at the VIN terminal $V_{(FB1)}$ = 0.83 V, $V_{(VIN)}$ = 12 V, 25°C		110	140	µA
	Output capacitance	ESR = 0.001 Ω to 0.1 Ω, large output capacitance may be required for load transient	10			µF
$V_{(ref1)}$	Voltage reference for FB1 terminal	Buck regulator output: 1.1 V to 20 V. Buck regulator in Continuous Conducting Mode without Pulse-Skipping	0.788	0.8	0.812	V
	DC output voltage accuracy	Includes voltage references, DC load and line regulation, process and temperature	–2%		2%	
$DC_{(LDR)}$	DC Load regulation, ΔV_{OUT} / V_{OUT}	I_{OUT} = 0 to I_{OUTmax}		0.5%		
$T_{(LDSR)}$	Transient load step response	$V_{(VIN)}$ = 12V, I_{OUT} = 200 mA to 3A, T_R = T_F = 1 µs, Buck Output Voltage = 5V, f_S = 2 MHz		5%		
BUCK REGULATOR: HIGH-SIDE MOSFET						
$r_{(DS(on) HS FET)}$	On-resistance	$V_{(VIN)}$ = 12 V, $V_{(SW)}$ = 6 V		127	250	mΩ
$t_{on}min$	Minimum on-time	f_S = 2.5 MHz		115		ns
BUCK REGULATOR: CURRENT-LIMIT						
	Current-limit threshold	$V_{(VIN)}$ = 12 V, T_J = 25°C	4	6		A
BUCK REGULATOR: TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK TERMINAL)						
f_S	Switching-frequency range using RT mode		100		2500	kHz
	Switching frequency	Under fixed-frequency PWM mode, with 200 kΩ connected between terminal RT/CLK and GND	523	585	640	kHz
	Switching-frequency range using CLK mode		300		2200	kHz
	Minimum CLK input pulse width	Measures at CLK input = 2.2 MHz		30		ns
RT/CLK	High threshold			1.9	2.2	V
RT/CLK	Low threshold		0.5	0.7		V
RT/CLK	Falling edge to SW rising edge delay	Measured at 500 kHz with external clock connected to RT/CLK terminal		60		ns
PLL	Lock-in time	Measured at 500 kHz		100		µs
LDO REGULATOR						
$\Delta V_{O(\Delta VI)}$	Line regulation	$V_{(VIN\_LDO)}$ = 6 V to 30 V, $I_{(LDO\_OUT)}$ = 10 mA, $V_{(LDO\_OUT)}$ = 3.3 V			20	mV
$\Delta V_{O(\Delta IL)}$	Load regulation	$I_{(LDO\_OUT)}$ = 10 mA to 200 mA, $V_{(VIN\_LDO)}$ = 12 V, $V_{(LDO\_OUT)}$ = 3.3 V			35	mV
$V_{DROPOUT}$	Dropout voltage ($V_{(VIN\_LDO)}$ − $V_{(LDO\_OUT)}$)	$I_{(LDO\_OUT)}$ = 200 mA		300	450	mV
$I_{(LDO\_OUT)}$	Output current	$V_{(LDO\_OUT)}$ in regulation, $V_{(VIN)}$ ≥ 4V			280	mA
$V_{I(VIN\_LDO)}$	Operating input voltage on VIN_LDO terminal	$V_{(LDO\_OUT)}$ in regulation	3		36	V
$V_{(ref2)}$	Voltage reference FB2 terminal	$V_{(LDO\_OUT)}$ = 1.1 V to 5.5 V	0.788	0.8	0.812	V
$I_{CL(LDO\_OUT)}$	Output current-limit	$V_{(LDO\_OUT)}$ = 0 V (the LDO_OUT terminal is shorted to ground)	280		1000	mA

Electrical Characteristics (continued)

V_I = 6 V to 27 V, EN1 = EN2 = V_I, over-operating free-air temperature range T_A = –40°C to 125°C and maximum operating junction temperature T_J = –150°C, unless otherwise noted. V_I is the voltage on the battery-supply terminals, VIN and VIN_LDO.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{Q(LDO)}$	Quiescent current	$V_{(VIN)}$ = 12 V; Measured at VIN pin $V_{(EN1)}$ = 0 V, $V_{(EN2)}$ = 5 V, $I_{(LDO\_OUT)}$ = 0.01 mA to 0.75 mA		35	50	µA
PSRR	Power supply ripple rejection	$V_{(VIN\_LDO)(rip)}$ = 0.5 V_{PP}, $I_{(LDO\_OUT)}$ = 200 mA, frequency (f) = 100 Hz, $V_{(LDO\_OUT)}$ = 5 V and $V_{(LDO\_OUT)}$ = 3.3 V		60		dB
		$V_{(VIN\_LDO)(rip)}$ = 0.5 V_{PP}, $I_{(LDO\_OUT)}$ = 200 mA, f = 150 kHz, $V_{(LDO\_OUT)}$ = 5 V and $V_{(LDO\_OUT)}$ = 3.3 V		30		dB
$C_{(LDO\_OUT)}$	Output capacitor	ESR = 0.001 Ω to 100 mΩ, large output capacitance may be required for load transient $V_{(LDO\_OUT)}$ ≥ 3.3 V	1		40	µF
$C_{(LDO\_OUT)}$	Output capacitor	ESR = 0.001 Ω to 100 mΩ, large output capacitance may be required for load transient 1.2 ≤ $V_{(LDO\_OUT)}$ < 3.3 V	20		40	µF
BUCK REGULATOR: RESET (nRST TERMINAL)						
	RESET threshold	$V_{(FB1)}$ decreasing	85%	90%	95%	
V_{OL}	Output low	nRST terminal asserted low due to falling $V_{(FB1)}$, < 1-mA sinking current into nRST terminal	0	0.045	0.4	V
	Filter time	Delay before asserting nRST low	7	14	21	µs
OVER TEMPERATURE PROTECTION						
T_{SD}	Thermal-shutdown trip point			175		ºC
T_{hys}	Hysteresis			10		ºC

6.6 Typical Characteristics

f_S = 2 MHz   3.6 V ≤ $V_{(VIN)}$ ≤ 6 V

图 1. Maximum-Possible Buck-Regulator Output Voltage

$V_{(VIN)}$ = 12 V

图 2. Buck-Regulator Switching Frequency vs $V_{(FB1)}$ Feedback Voltage

$V_{(VIN)}$ = 12 V T_J = 25°C

图 3. Buck-Regulator Switching Frequency vs RT_CLK Resistance

No Load $V_{(VIN)}$ = 12 V

图 4. Buck-Regulator Feedback-Voltage Reference ($V_{(FB1)}$) vs Junction Temperature

$V_{(VIN\_LDO)}$ = 5 V $V_{(LDO\_OUT)}$ = 3.3 V

图 5. LDO-Regulator Load Regulation

$V_{(LDO\_OUT)}$ = 5 V

图 6. LDO-Regulator Dropout Voltage vs Load Current

Typical Characteristics (接下页)

$I_{(LDO\_OUT)} = 100$ mA $V_{(VIN\_LDO)} = 12$ V

图 7. LDO-Regulator Feedback-Voltage Reference (V$_{(FB2)}$) vs Junction Temperature

7 Detailed Description

7.1 Overview

The TPS65321-Q1 device is a 36-V, 3.2-A, DC-DC step-down converter (also referred to as a buck regulator) with a 280-mA low-dropout (LDO) linear regulator. Both of these regulators have low quiescent consumption during a light load to prolong battery life.

The buck regulator improves performance during line and load transients by implementing a constant-frequency and current-mode control (CCM) that reduces output capacitance which simplifies external frequency-compensation design. The wide switching frequency of 100 kHz to 2500 kHz allows for efficiency and size optimization when selecting the output-filter components. The switching frequency is adjusted by using a resistor to ground on the RT/CLK pin. The buck regulator has an internal phase-locked loop (PLL) on the RT/CLK pin that synchronizes the power-switch turnon to the falling edge of an external system clock.

The TPS65321-Q1 device reduces the external component count by integrating the boot recharge diode. A capacitor between the BOOT pin and the SW pin supplies the bias voltage for the integrated high-side MOSFET. The TPS65321-Q1 device can operate at high duty cycles under the dropout mode operation. The output voltage can step-down to as low as the 0.8-V reference. The soft start minimizes inrush currents and provides power-supply sequencing during power up. Connect a small-value capacitor to the pin to adjust the soft-start time. For critical power-supply sequencing requirements couple a resistor divider to the pin.

The LDO regulator consumes only about a 35-µA current in light load. The LDO regulator also tracks the battery when the battery voltage is low (in a cold-crank condition).

The buck regulator of the TPS65321-Q1 device has a power-good open-drain output (nRST) that asserts low when the regulated output voltage is less than 90% (typical) of the nominal output voltage.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Buck Regulator

7.3.1.1 Fixed-Frequency PWM Control

The TPS65321-Q1 buck regulator uses an adjustable, fixed-frequency peak current-mode control. An internal voltage reference compares the output voltage through external resistors on the FB1 pin to an error amplifier which drives the COMP pin. An internal oscillator initiates the turnon of the high-side power switch. The device compares the error amplifier output to the high-side power-switch current. When the power-switch current reaches the level set by the COMP voltage, the power switch turns off. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current-limit by clamping the COMP pin voltage to a maximum level.

7.3.1.2 Slope Compensation Output

The TPS65321-Q1 buck regulator adds a compensating ramp to the switch-current signal. This slope compensation prevents sub-harmonic oscillations. The available peak-inductor current remains constant over the full duty-cycle range.

Feature Description (接下页)

7.3.1.3 Pulse-Skip Eco-mode™ Control Scheme

The TPS65321-Q1 buck regulator operates in a pulse-skip mode at light load currents to improve efficiency by reducing switching and gate-drive losses. The design of the TPS65321-Q1 buck regulator is such that if the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the pulse-skipping-current threshold, the buck regulator enters pulse-skip mode. This current threshold is the current level corresponding to a nominal COMP voltage, or 720 mV. The current at which entry to the pulse-skip mode occurs depends on switching frequency, inductor selection, output-capacitor selection, and compensation network.

In pulse-skip mode, the buck regulator clamps the COMP pin voltage at 720 mV, inhibiting the high-side MOSFET. Further decreases in load current or in output voltage cannot drive the COMP pin below this clamp-voltage level. Because the buck regulator is not switching, the output voltage begins to decay. As the voltage-control loop compensates for the falling output voltage, the COMP pin voltage begins to rise. At this time, the high-side MOSFET turns on and a switching pulse initiates on the next switching cycle. The peak current is set by the COMP pin voltage. The output current recharges the output capacitor to the nominal voltage, then the peak switch current begins to decrease, and eventually falls below the pulse-skip-mode threshold, at which time the buck regulator enters Eco-mode again.

For pulse-skip-mode operation, the TPS65321-Q1 buck regulator senses the peak current, not the average or load current. Therefore, the load current where the buck regulator enters pulse-skip mode is dependent on the output inductor value. When the load current is low and the output voltage is within regulation, the buck regulator enters a sleep mode and draws only 140-µA input quiescent current. The internal PLL remains operating when the buck regulator is in sleep mode.

7.3.1.4 Dropout Mode Operation and Bootstrap Voltage (BOOT)

The TPS65321-Q1 buck regulator has an integrated boot regulator and requires a small ceramic capacitor between the BOOT pin and the SW pin to provide the gate-drive voltage for the high-side MOSFET. The BOOT capacitor recharges when the high-side MOSFET is off and the low-side diode conducts. The value of this ceramic capacitor must be 0.1 µF. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric and a voltage rating of 10 V or higher because of the stable characteristics over temperature and over voltage.

To improve drop out, the high-side MOSFET of the TPS65321-Q1 buck regulator remains on for 7 consecutive switching cycles, and is forced off during the 8th switching cycle to allow the low-side diode to conduct and refresh the charge on the BOOT capacitor. Because the current supplied by the BOOT capacitor is low, the high-side MOSFET can remain on before it is required to refresh the BOOT capacitor. The effective duty cycle of the switching regulator under this operation can be higher than the fixed-frequency PWM operation through skipping switching cycles.

7.3.1.5 Error Amplifier

The buck converter of the TPS65321-Q1 buck regulator has a transconductance amplifier acting as the error amplifier. The error amplifier compares the FB1 voltage to the lower of the internal soft-start (SS) voltage or the internal 0.8-V voltage reference. The transconductance (gm) of the error amplifier is 310 µS during normal operation. During the soft-start operation, the transconductance is a fraction of the normal operating gm. When the voltage of the voltage on the FB1 pin is below 0.8 V and the buck regulator is regulating using an internal SS voltage, the gm is 70 µS. For frequency compensation, external compensation components (capacitor with series resistor and an optional parallel capacitor) must be connected between the COMP pin and the GND pin.

7.3.1.6 Voltage Reference

The voltage reference system produces a precise ±2% voltage reference over temperature by scaling the output of a temperature stable band-gap circuit.

7.3.1.7 Adjusting the Output Voltage

A resistor divider from the output node to the FB1 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Start with 10 kΩ for the R2 resistor and use 公式 1 to calculate R1. To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise, and voltage errors from the FB1 input current are noticeable.

Feature Description (接下页)

$$R1 = R2 \times \frac{V_O - 0.8 \ (V)}{0.8 \ (V)}$$

where

• V_O = buck regulator output voltage   (1)

7.3.1.8 Soft-Start Pin (SS)

The TPS65321-Q1 buck regulator regulates the output voltage by referencing the lower of either the internal voltage reference or the SS pin voltage. A capacitor on the SS pin to ground implements a soft-start time. The TPS65321-Q1 buck regulator has an internal pullup current source of 2 μA that charges the external soft-start capacitor. 公式 2 shows the calculations for the soft-start time (10% to 90%). The voltage reference (V_{ref}) is 0.8 V and the soft-start current (I_{ss}) is 2 μA. The soft-start capacitor must remain lower than 10 nF and greater than 1 nF.

$$C_{ss} \ (nF) = \frac{t_{ss} \ (ms) \times I_{ss} \ (\mu A)}{V_{ref} \ (V) \times 0.8}$$

where

• The voltage reference (V_{ref}) is 0.8 V.
• The soft-start current (I_{SS}) is 2 μA.   (2)

7.3.1.9 Reset Output, nRST

The nRST pin pf the TPS65321-Q1 is a open-drain output between the nRST pin and the GND pin. The power-on-reset output asserts low until the output voltage on the FB1 pin exceeds the setting thresholds (91%) and the deglitch timer has expired. Additionally, whenever the EN1 pin is low or open, nRST immediately asserts low regardless of the output voltage. If a thermal shutdown occurs because of excessive thermal conditions, this pin also asserts low. When the nRST is released (not asserted low) an external resistor connected to any external bias voltage pulls up this nRST pin.

7.3.1.10 Overload-Recovery Circuit

The TPS65321-Q1 buck regulator has an overload recovery (OLR) circuit. The OLR circuit soft-starts the output from the overload voltage to the nominal regulation voltage on removal of the fault condition. The OLR circuit discharges the SS pin to a voltage slightly greater than the FB1 pin voltage using an internal pulldown of 382 μA when the error amplifier changes to a high voltage from a fault condition. On removal of the fault condition, the output soft starts from the fault voltage to nominal output voltage.

7.3.1.11 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS65321-Q1 buck regulator is adjustable over a wide range from approximately 100 kHz to 2500 kHz by placing a resistor on the RT/CLK pin. The RT/CLK pin voltage is 0.5 V (typical) and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use 公式 3 or the curves in 图 2. To reduce the solution size, the user typically sets the switching frequency as high as possible. However, consider tradeoffs of the supply efficiency, maximum input voltage, and minimum controllable on-time. The minimum controllable on-time is 100 ns (typical) and limits the maximum operating input voltage. The frequency-shift circuit also limits the maximum switching frequency. The following sections discuss more details of the maximum switching frequency.

$$R_T \ (k\Omega) = \frac{206033}{f_S^{1.0888} \ (kHz)}$$

(3)

7.3.1.12 Overcurrent Protection and Frequency Shift

The TPS65321-Q1 buck regulator implements current-mode control, which uses the COMP pin voltage to turn off the high-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and COMP pin voltage are compared. When the peak-switch current intersects the COMP voltage, the high-side switch turns off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, increasing the switch current. Internal clamping of the error-amplifier output functions as a switch current-limit.

Feature Description (接下页)

The TPS65321-Q1 buck regulator also implements a frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 V on the FB1 pin. During short-circuit events (particularly with high-input-voltage applications), the control loop has a finite minimum controllable on-time, and the output has a low voltage. During the switch on-time, the inductor current ramps to the peak current-limit because of the high input voltage and minimum on-time. During the switch off-time, the inductor typically does not have enough off-time and output voltage for the inductor to ramp down by the ramp-up amount. The frequency shift effectively increases the off-time which allows the current to ramp down.

7.3.1.13 Selecting the Switching Frequency

The switching frequency that is selected must be the lower value of the two equations, 公式 4 and 公式 5. 公式 4 is the maximum switching-frequency limitation set by the minimum controllable on-time. Setting the switching frequency above this value causes the regulator to skip switching pulses. The device maintains regulation, but pulse-skipping leads to high inductor current and a significant increase in output ripple voltage.

Use 公式 5 to calculate the maximum switching frequency limit set by the frequency-shift protection. For adequate output short-circuit protection at high input voltages, set the switching frequency to a value less than the f_S(maxshift) frequency. In 公式 5, to calculate the maximum switching frequency one must take into account that the output voltage decreases from the nominal voltage to 0 volts, and the f_{div} integer increases from 1 to 8 corresponding to the frequency shift.

$$f_S(\text{max skip}) = \left(\frac{1}{t_{on}}\right) \times \left(\frac{(I_L \times R_{dc} + V_O + V_d)}{(V_I - I_L \times R_{hs} + V_d)}\right)$$

where

- I_L = inductor current
- R_{dc} = inductor resistance
- V_I = maximum input voltage
- V_O = buck regulator output voltage
- V_d = diode voltage drop
- R_{hs} = FET on resistance (127 mΩ, trypical)
- t_{on} = controllable on-time (100 ns, typical)   (4)

$$f_S(\text{shift}) = \left(\frac{f_{div}}{t_{on}}\right) \times \left(\frac{(I_L \times R_{dc} + V_{O(SC)} + V_d)}{(V_I - I_L \times R_{hs} + V_d)}\right)$$

where

- $V_{O(SC)}$ = buck regulator output voltage during short-circuit condition
- f_{div} = frequency divide factor (equals 1, 2, 4 or 8)   (5)

In 图 8 the solid line illustrates a typical safe operating area regarding frequency shift and assumes the output voltage is 0 V, the resistance of the inductor is 0.13 Ω, the FET on-resistance is 0.127 Ω, and the diode voltage drop is 0.5 V. The dashed line is the maximum switching frequency to avoid pulse skipping.

Feature Description (接下页)

V_O = 3.3 V I_L = 1 A

图 8. Maximum Switching Frequency Versus Input Voltage

7.3.1.14 How to Interface to RT/CLK Pin

The RT/CLK pin synchronizes the buck regulator to an external system clock. To implement the synchronization feature, connect a square wave to the RT/CLK pin through the circuit network shown in 图 9. The square-wave amplitude must transition lower than 0.5 V and higher than 2.2 V on the RT/CLK pin and must have an on-time greater than 40 ns and an off-time greater than 40 ns. The synchronization frequency range is 300 kHz to 2200 kHz. The rising edge of the SW pin synchronizes with the falling edge of the RT/CLK pin signal. Design the external synchronization circuit in such a way that the device has the default frequency-set resistor connected from the RT/CLK pin to ground if the synchronization signal turns off. TI recommends using a frequency-set resistor connected as shown in 图 9 through a 50-Ω resistor to ground. The resistor must set the switching frequency close to the external CLK frequency. TI also recommends AC-coupling the synchronization signal through a 10-pF ceramic capacitor to the RT/CLK pin and a 4-kΩ series resistor. The series resistor reduces SW jitter in heavy-load applications when synchronizing to an external clock, and in applications that transition from synchronizing to RT mode. The first time CLK is pulled above the CLK threshold, the device switches from the RT resistor frequency to PLL mode. Along with the resulting removal of the internal 0.5-V voltage source, the CLK pin becomes high-impedance as the PLL starts to lock onto the external signal. Because there is a PLL on the buck regulator, the switching frequency can be higher or lower than the frequency set with the external resistor. The buck regulator transitions from the resistor mode to the PLL mode and then increases or decreases the switching frequency until the PLL locks onto the CLK frequency within 100 ms.

When the buck regulator transitions from the PLL mode to the resistor mode, the switching frequency slows down from the CLK frequency to 150 kHz, then reapplies the 0.5-V voltage. The resistor then sets the switching frequency. The switching-frequency divisor changes to 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 V on the FB1 pin. The buck regulator implements a digital frequency shift to enable synchronizing to an external clock during standard start-up and fault conditions.

Feature Description (接下页)

图 9. **Synchronizing to a System Clock**

7.3.1.15 Overvoltage Transient Protection

The TPS65321-Q1 buck regulator incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients on power-supply designs with low-value output capacitance. For example, with the buck regulator output overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB1 pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier responds by clamping the error amplifier output to a high voltage, thus requesting the maximum output current. On removal of the condition, the buck regulator output rises and the error-amplifier output transitions to the steady-state duty cycle. In some applications, the buck regulator output voltage can respond faster than the error-amplifier output can respond which leads to possible output overshoot. The OVTP feature minimizes the output overshoot when using a low-value output capacitor by implementing a circuit to compare the FB1-pin voltage to the OVTP threshold (which is 109% of the internal voltage reference). The FB1 pin voltage exceeding the OVTP threshold disables the high-side MOSFET, preventing current from flowing to the output and minimizing output overshoot. The FB1 voltage dropping lower than the OVTP threshold allows the high-side MOSFET to turn on at the next clock cycle.

7.3.1.16 Small-Signal Model for Loop Response

图 10 shows an equivalent model for the buck-regulator control loop which can be modeled in a circuit-simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm_{ea} of 310 µS. Model the error amplifier using an ideal voltage-controlled current source. Resistor, R_O, and capacitor, C_O, model the open-loop gain and frequency response of the amplifier. The 1-mV AC-voltage source between nodes *a* and *b* effectively breaks the control loop for the frequency-response measurements. Plotting *c* versus *a* shows the small-signal response of the frequency compensation. Plotting *a* versus *b* shows the small-signal response of the overall loop. Check the dynamic loop response by replacing R_L with a current source that has the appropriate load-step amplitude and step rate in a time-domain analysis. This equivalent model is only valid for continuous-conduction-mode designs.

Feature Description (接下页)

图 10. Small-Signal Model for Loop Response

7.3.1.17 Simple Small-Signal Model for Peak-Current Mode Control

图 11 shows a simple small-signal model that can be used to understand how to design the frequency compensation. A voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor can approximate the TPS65321-Q1 buck regulator power stage. 公式 6 shows the control-to-output transfer function, which consists of a DC gain, one dominant pole, and one ESR zero. The quotient of the change in switch current divided by the change in COMP pin voltage (node c in 图 10) is the power-stage transconductance. The gm_{ps} for the TPS65321-Q1 buck regulator power-stage is 10.5 A/V. Use 公式 7 to calculate the low-frequency gain of the power stage which is the product of the transconductance and the load resistance.

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load seems problematic at first, but the dominant pole moves with the load current (see 公式 8). The dashed line in the right half of 图 11 highlights the combined effect. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions, which makes designing the frequency compensation easier. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Using high-ESR aluminum-electrolytic capacitors can reduce the number of frequency-compensation components required to stabilize the overall loop because the phase margin increases from the ESR zero at the lower frequencies (see 公式 9).

Feature Description (接下页)

图 11. Simple Small-Signal Model and Frequency Response for Peak-Current Mode

$$\frac{V_O}{V_C} = A_{dc} \times \frac{\left(1 + \dfrac{s}{2\pi \times f_Z}\right)}{\left(1 + \dfrac{s}{2\pi \times f_P}\right)}$$

(6)

$$A_{dc} = gm_{ps} \times R_L$$

(7)

$$f_{P\_mod} = \frac{1}{2\pi \times R_L \times C_O}$$

(8)

$$f_{Z\_mod} = \frac{1}{2\pi \times R_{ESR} \times C_O}$$

(9)

7.3.1.18 Small-Signal Model for Frequency Compensation

The buck regulator of the TPS65321-Q1 device uses a transconductance amplifier as the error amplifier. 图 12 shows compensation circuits. Implementation of Type 2 circuits is most likely in high-bandwidth power-supply designs. The purpose of loop compensation is to ensure stable operation while maximizing dynamic performance. Use of the Type 1 circuit is with power-supply designs that have high-ESR aluminum electrolytic or tantalum capacitors. 公式 10 and 公式 11 show how to relate the frequency response of the amplifier to the small-signal model in 图 12. Modeling of the open-loop gain and bandwidth uses R_O and C_O shown in 图 12. See the *Typical Application* section for a design example with a Type 2A network that has a low-ESR output capacitor. For stability purposes, the target must have a loop-gain slope that is –20 dB/decade at the crossover frequency. Also, the crossover frequency must not exceed one-fifth of the switching frequency (120 kHz in the case of a 600-kHz switching frequency).

For dynamic purposes, the higher the bandwidth, the faster the load-transient response. A large DC gain means high DC-regulation accuracy (DC voltage changes little with load or line variations). To achieve this loop gain, set the compensation components according to the shape of the control-output bode plot.

公式 10 through 公式 20 serve as a reference to calculate the compensation components. R_O and C1 form the dominant pole (P1). A resistor (R3) and a capacitor (C1) in series to ground work as zero (Z1). In addition, add a lower-value capacitor (C2) in parallel with R3 to work as an optional pole. This capacitor can filter noise at switching frequency, and is also required if the output capacitor has high ESR.

18

Feature Description (接下页)

Copyright © 2017, Texas Instruments Incorporated

图 12. Types of Frequency Compensation

图 13. Frequency Response of the Type 2 Frequency Compensation

$$R_{O\_ea} = \frac{A_{ol}\ (V/V)}{gm_{ea}} \tag{10}$$

$$C_{O\_ea} = \frac{gm_{ea}}{2\pi \times BW\ (Hz)} \tag{11}$$

$$P0 = \frac{1}{2\pi \times R_{O\_ea} \times C_{O\_ea}} \tag{12}$$

$$EA = A0 \times \frac{\left(1 + \dfrac{2}{2\pi \times f_{Z1}}\right)}{\left(1 + \dfrac{2}{2\pi \times f_{P1}}\right) \times \left(1 + \dfrac{2}{2\pi \times f_{P2}}\right)} \tag{13}$$

$$A0 = gm_{ea} \times R_{O\_ea} \times \frac{R2}{R1 + R2} \tag{14}$$

Feature Description (接下页)

$$A1 = gm_{ea} \times R_{O\_ea} \, \| \, R3 \times \frac{R2}{R1+R2} \tag{15}$$

$$P1 = \frac{1}{2\pi \times R_{O\_ea} \times C1} \tag{16}$$

$$Z1 = \frac{1}{2\pi \times R3 \times C1} \tag{17}$$

$$P2 = \frac{1}{2\pi \times R3 \times C2} \quad \text{Type 2A} \tag{18}$$

$$P2 = \frac{1}{2\pi \times R3 \times C_{O\_ea}} \quad \text{Type 2B} \tag{19}$$

$$P2 = \frac{1}{2\pi \times R_{O\_ea} \times C2} \quad \text{Type 1} \tag{20}$$

7.3.2 LDO Regulator

The LDO regulator on the TPS65321-Q1 device can be used to supply low power consumption rails. The quiescent current in standby mode is about 35 µA under typical operating condition.

The LDO regulator require both supplies from VIN and VIN_LDO to function. The current capability of the LDO regulator is 280 mA under the full VIN_LDO input range, while $V_{(VIN)} \geq 4$ V. When VIN becomes less than 4 V, the current capability of the LDO regulator decreases.

7.3.2.1 Charge-Pump Operation

The LDO regulator has an internal charge-pump that turns on or off depending on the input voltage. The charge-pump switching circuitry does not cause conducted emissions to exceed required thresholds on the input voltage line. The charge-pump switching thresholds are hysteretic. 图 14 shows the typical switching thresholds for the charge pump.


图 14. Charge-Pump Switching Thresholds

表 1. Typical Quiescent Current Consumption

	CHARGE PUMP ON	CHARGE PUMP OFF
LDO I_Q	300-µA	35 µA

7.3.2.2 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation, and the output voltage tracks input minus a drop out voltage ($V_{DROPOUT}$). This feature allows for a smaller input capacitor and can possibly eliminate the need to use a boost convertor during cold-crank conditions.

7.3.2.3 Adjusting the Output Voltage

A resistor divider from the output node to the FB2 pin sets the output voltage. TI recommends using 1% tolerance or better divider resistors. Referring to the schematics in 图 20, begin with 10 kΩ as the selected value for the R6 resistor and use 公式 21 to calculate the value of the R5 resistor.

$$R5 = R6 \times \frac{V_{(LDO\_OUT)} - 0.8\ (V)}{0.8\ (V)}$$

(21)

To improve efficiency at light loads, consider using larger-value resistors. If the values are too high, the regulator is more susceptible to noise, and voltage errors from the FB2 input current are noticeable.

7.3.3 Thermal Shutdown

The device implements an internal thermal shutdown as protection if the junction temperature exceeds 170°C (typical). The thermal shutdown forces the buck regulator to stop switching and disables the LDO regulator when the junction temperature exceeds the thermal trip threshold. Once the junction temperature decreases below 160°C (typical), the device re-initiates the power-up sequence.

7.3.4 Enable and Undervoltage Lockout

The TPS65321-Q1 device enable pins (EN1 and EN2) are high-voltage-tolerant input pins with an internal pulldown circuit. A high input activates the device and turns on the regulators.

The TPS65321-Q1 device has an internal UVLO circuit to shut down the output if the input voltage falls below an internally-fixed UVLO-falling threshold level. This UVLO circuit ensures that both regulators are not latched into an unknown state during low-input-voltage conditions. The regulators power up when the input voltage exceeds the UVLO-rising threshold level.

7.4 Device Functional Modes

The device has two hardware-enable pins as listed in 表 2. The EN1 pin enables and disables the buck regulator, and the EN2 pin enables and disables the LDO regulator.

表 2. Device Operation Modes

BUCK REGULATOR	LDO REGULATOR	DESCRIPTION
EN1	EN2	
0	0	Both the buck regulator and the LDO regulator are disabled.
0	1	The buck regulator is disabled. The LDO regulator is enabled.
1	0	The buck regulator is enabled and the LDO regulator is disabled.
1	1	Both the buck regulator and the LDO regulator are enabled.

8 Application and Implementation

> 注
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS65321-Q1 buck regulator operates with a supply voltage of 3.6 V to 36 V. The TPS65321-Q1 LDO regulator operates with a supply voltage of 3 V to 36 V V. To reduce power dissipation, TI recommends to use the output voltage of the buck regulator as the input supply for the LDO regulator. To use the output voltage of the buck regulator in this way, the selected buck-regulator output voltage must be higher than the selected LDO-regulator output voltage.

To optimize the switching performance (such as low jitter) in automotive applications with input voltages that have wide ranges, TI recommends to operate the device at higher frequencies, such as 2 MHz, which also helps achieve AM-band compliance requirements (that extends until 1.7 MHz).

8.1.1 Soft-Start Discharge

A potential set of conditions for the TPS65321-Q1 device can cause the soft-start capacitor to not (fully) discharge. A runtime condition can shorten the effective discharge time so that the external capacitor is not adequately discharged.

To determine if a system is impacted by the inadequate soft-start (SS) discharge, evaluate the system to assess whether or not an event occurred. If no event occurred, systems that always remain on are not affected. This issue is only triggered by an EN1 pin toggle. Systems where the TPS65321-Q1 device is completely powered off are not affected. Systems with several minutes or hours (depending on the selected SS capacitor, see the *Soft-Start Capacitor Selection for the Buck Regulator* section) of delay between when the EN1 pin toggles are not affected.

No corrective action is required if the downstream hardware can handle all of the following:
- VIN-overshoot (up to 1 V was observed, see 图 15)
- A nonmonotonous ramp (see 图 16)
- High inrush-current (up to 6 A, see 图 16)

图 15. **Partially Discharged SS Capacitor Causing Overshoot on V$_O$**

图 16. **Partially Discharged SS Capacitor Causes Nonmonotonic Ramp and High Input Currents**

Application Information (接下页)

If the system is affected, the following solutions are available:

- Implement an application fix by applying a discharge resistor (at least 2 MΩ) in parallel to the SS capacitor on the SS pin. For additional information, see the *Passive Discharge Through a Resistor in Parallel With the SS Capacitor* section.

<div align="center">

注

This resistance discharges the capacitor, but requires a finite time to do so.

</div>

- Implement an application fix by applying an external discharge circuit (such as one with two NPN transistors). For additional information, see the *Active Discharge Through A NPN Transistor* section.

No corrective action is required if the off time is long enough to allow the leakage current to discharge SS-capacitor, or if the downstream hardware can accept nonmonotonous ramp, overshoot on V_O, increased inrush-currents, or all of these.

8.1.2 Passive Discharge Through a Resistor in Parallel With the SS Capacitor

Implement an application fix by applying a discharge resistor (at least 2-MΩ) in parallel to the SS capacitor on the SS pin as shown in 图 17.


图 17. **Passive Discharge Schematic**

图 18. **Passive Discharge With 2-MΩ Resistor**

The benefits of this option include a simple, rugged solution. However, the disadvantages include the following:

- If maximum resistor values apply (in automotive applications, the maximum is often 100 kΩ), multiple resistors in series are required to achieve the 2-MΩ minimum value.
- This resistance discharges the capacitor, but requires a finite time to do so. For example, a capacitor discharge time of 3.3 nF with a 2-MΩ resistor is approximately 30 ms. A capacitor discharge time of 10-nF with a 2-MΩ resistor is approximately 80 ms. Use 公式 22 to calculate the discharge time of the selected capacitor. Online tools are available to help with the calculation.

    $\tau = R \times C$

    where

    - R is the discharge resistor (2 MΩ).
    - C is the value of the soft-start capacitor (for example, 3.3 nF or 10 nF).

    For adequate discharge, assume approximately 4τ; for example:

    $t_{discharge} = 4 \times \tau = 4 \times R \times C = 4 \times 2\ M\Omega \times 3.3\ nF = 26.4\ ms$

- A permanent current will flow from the SS-current source through the resistor, increasing the quiescent current.

When implementing this solution, calculate the discharge time of the capacitor, and do not re-enable the buck-converter before this time has elapsed. When taking measurements, consider the impedance of the instrument. For example, a passive Oscilloscope-probehead usually has a 1-MΩ impedance and compromises measurement accuracy as it significantly contributes to the discharge if probing the SS pin.

8.1.3 Active Discharge Through A NPN Transistor

Implement an active discharge, activated by the EN1 signal as shown in 图 19. In this solution, the Q1 transistor functions as an inverter and must be supplied by an *always-on* source, which is VBAT in this case. The Q2 transistor discharges the SS capacitor.


Copyright © 2017, Texas Instruments Incorporated

图 **19. Active Discharge Schematic**

The benefits of this option include fast discharge. However, the disadvantages include the following:

- More external components
- Increased quiescent current through the Q1 transistor which can be mitigated by the selected value for R1.

When implementing this solution, the selected transistor must have a leakage current of less than 1 µA when turned off, and have a high enough forward-voltage drop on Q1 and a low enough turnon voltage on the Q2 transistor to turn on Q2 (therefore bipolar transistors are used instead of MOSFETs). The combination of resistors, transistors, VBAT-range, and EN1-drive-voltage must be validated (for example, a low value for R1 with a high value for R2 and a low EN1 voltage might not (fully) turn on Q2 and therefore not discharge the SS capacitor). The a value of 100 kΩ for both resistors proved valid across a wide range of permutations with the selected BC817-transistors. When taking measurements, consider the impedance of the instrument. For example, a passive Oscilloscope-probehead usually has a 1-MΩ impedance and compromises measurement accuracy as it significantly contributes to the discharge if probing the SS pin.

8.2 Typical Application

8.2.1 2.2-MHzSwitching Frequency, 9-V to 16-V Input, 3.3-V Output Buck Regulator, 5-V Output LDO Regulator

This example details the design of a high-frequency switching regulator and linear regulator using ceramic output capacitors.

Copyright © 2017, Texas Instruments Incorporated

图 20. TPS65321-Q1 Design Example With 2.2-MHz Switching Frequency

Typical Application (接下页)

8.2.1.1 Design Requirements

A few parameters must be known to begin the design process. The determination of these parameters is typically at the system level. This example begins with the parameters listed in 表 3.

表 3. Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, VIN1	6 V to 36 V, nominal 12 V
Output voltage, VREG1 (buck regulator)	3.3 V ± 2%
Maximum output current, I_{O_max1}	3 A
Minimum output current, I_{O_min1}	0.01 A
Transient response, 0.01 A to 0.8 A	3%
Output ripple voltage	1%
Switching frequency, f_{SW}	2.2 MHz
Input voltage, VIN_LDO	6 V to 36 V, nominal 12 V
Output voltage, VREG2 (LDO regulator)	5 V ± 2%

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Switching Frequency Selection for the Buck Regulator

The first step is to decide on a switching frequency for the regulator. Typically, the user selects the highest switching frequency possible because this produces the smallest solution size. The high switching frequency allows for lower-valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The selectable switching frequency is limited by the minimum on-time of the internal power switch, the input voltage, the output voltage, and the frequency-shift limitation.

Consider minimum on-time and frequency-shift protection as calculated with 公式 4 and 公式 5. To find the maximum switching frequency for the regulator, select the lower value of the two results. Switching frequencies higher than these values result in pulse skipping or the lack of overcurrent protection during a short circuit. The typical minimum on-time, t_{ON-min}, is 100 ns for the TPS65321-Q1 device. For this example, where the output voltage is 3.3 V and the maximum input voltage is 36 V, use a switching frequency of 2200 kHz. Use 公式 3 to calculate the timing resistance for a given switching frequency. The R4 resistor sets the switching frequency. A 2.2-MHz switching frequency requires a 47-kΩ resistor (see R4 in 图 20).

8.2.1.2.2 Output Inductor Selection for the Buck Regulator

Use 公式 23 to calculate the minimum value of the output inductor. The output capacitor filters the inductor ripple current. Therefore, selecting high inductor-ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following guidelines can be used to select this value. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.

$$L_O \min = \frac{V_I \max - V_O}{I_O \times K_{IND}} \times \frac{V_O}{V_I \max \times f_S}$$

(23)

For designs using low-ESR output capacitors such as ceramics, use a value as high as $K_{IND} = 0.3$. When using higher-ESR output capacitors, $K_{IND} = 0.2$ yields better results. In a wide-input voltage regulator, selecting an inductor ripple current on the larger side is best because it allows the inductor to still have a measurable ripple current with the input voltage at a minimum.

For this design example, use K_{IND} = 0.2 and the minimum inductor value which is calculated as 2.27 µH. For this design, select standard value which is 3.3 µH (see L1 in 图 20). Use 公式 24 to calculate the inductor ripple current (I_{ripple}). For the output filter inductor, do not to exceed the RMS-current and saturation-current ratings. Use 公式 25 and 公式 26 to calculate the RMS current (I_{L-RMS}) and the peak inductor (I_{L-peak}).

$$I_{ripple} = \frac{V_O \times (V_I max - V_O)}{V_I max \times L_o \times f_S} \tag{24}$$

$$I_{L-RMS} = \sqrt{I_O^2 + \frac{1}{12}I_{ripple}^2} \tag{25}$$

$$I_{L-peak} = I_O + \frac{I_{ripple}}{2} \tag{26}$$

For this design, the RMS inductor current is 3 A, the peak inductor current is 3.21 A, and the inductor ripple current is 0.41 A. The selected inductor is a Coilcraft XAL4030-332ME, which has a saturation-current rating of 5.5 A and an RMS-current rating of 5 A. As the equation set demonstrates, lower ripple current reduces the output ripple voltage of the buck regulator but requires a larger value of inductance. Selecting higher ripple currents increases the output ripple voltage of the buck regulator but allows for a lower inductance value.

8.2.1.2.3 Output Capacitor Selection for the Buck Regulator

Consider three primary factors when selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output ripple voltage, and how the buck regulator responds to a large change in load current. Select the output capacitance based on the most stringent of these three criteria. The desired response to a large change in the load current is the first criterion. The output capacitor must supply the load with current when the regulator cannot. This situation occurs if the desired hold-up times are present for the buck regulator. In this case, the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily unable to supply sufficient output current if a large, fast increase occurs affecting the current requirements of the load, such as a transition from no load to full load. The buck regulator usually requires two or more clock cycles for the control loop to notice the change in load current and output voltage, and to adjust the duty cycle to react to the change. Size the output capacitor to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for two clock cycles while only allowing a tolerable amount of droop in the output voltage. Use 公式 27 to calculate the minimum output capacitance required to supply the difference in current.

$$C_O > \frac{2 \times \Delta I_O}{f_S \times \Delta V_O}$$

where

- ΔI_O is the change in the buck-regulator output current
- f_S is the switching frequency of the buck regulator
- ΔV_O is the allowable change in the buck-regulator output voltage   (27)

For this example, the specified transient load response is a 3% change in V_O for a load step from 0.01 A to 0.8 A. For this example, ΔI_O = 0.8 − 0.01 = 0.79 A and ΔV_O = 0.03 × 3.3 = 0.1 V. Using these numbers results in a minimum capacitance of 7.2 µF. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that must be take into consideration.

The catch diode of the regulator cannot sink current. Therefore any stored energy in the inductor produces an output-voltage overshoot when the load current rapidly decreases. Also, size the output capacitor to absorb the energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that is stored in the output capacitor increases the voltage on the capacitor. Size the capacitor to maintain the desired output voltage during these transient periods.

Use 公式 28 to calculate the minimum capacitance to keep the output voltage overshoot to a desired value.

$$C_O > L_O \times \frac{(I_{OH}^2 - I_{OL}^2)}{(V_f^2 - V_i^2)}$$

where

- L_O is the output inductance of the buck regulator
- I_{OH} is the output current of the buck regulator under heavy load
- I_{OL} is the output current of the buck regulator under light load
- V_f is the final peak output voltage of the buck regulator
- V_i is the initial capacitor voltage of the buck regulator   (28)

For this example, the worst-case load step is from 3 A to 0.01 A. The output voltage increases during this load transition, and the stated maximum in the specification is 3% of the output voltage (see the *Electrical Characteristics* table). This makes V_f = 1.03 × 3.3 = 3.4 V_i is the initial capacitor voltage, which is the nominal output voltage of 3.3 V. Using these numbers in 公式 28 yields a minimum capacitance of 30 µF.

公式 29 calculates the minimum output capacitance needed to meet the output ripple-voltage specification. 公式 29 yields 0.8 µF.

$$C_O > \frac{1}{8 \times f_S} \times \frac{1}{\frac{V_{O-ripple}}{I_{L-ripple}}}$$

where

- $V_{O\text{-ripple}}$ is the maximum allowable output ripple voltage of the buck regulator
- $I_{L\text{-ripple}}$ is the inductor ripple current of the buck regulator   (29)

Use 公式 30 to calculate the maximum ESR required for the output capacitor to meet the output voltage ripple specification. As a result of 公式 30, the ESR should be less than 80 mΩ.

$$R_{ESR} < \frac{V_{O-ripple}}{I_{L-ripple}}$$

(30)

The most stringent criterion for the output capacitor is 30 µF of capacitance to keep the output voltage in regulation during a load transient.

Factor in additional capacitance deratings for aging, temperature, and DC bias which increase this minimum value. For this example, two 47-µF, 25-V ceramic capacitors with 3 mΩ of ESR are used (see C4 and C5 in 图 20). Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. Specify an output capacitor that can support the inductor ripple current. Some capacitor data sheets specify the root-mean-square (RMS) value of the maximum ripple current.

Use 公式 31 to calculate the RMS ripple current that the output capacitor must support. For this application, 公式 31 yields 119 mA.

$$I_{CO(RMS)} < \frac{V_O \times (V_I \max - V_O)}{\sqrt{12} \times V_I \max \times L_O \times f_S}$$

(31)

8.2.1.2.4 Catch Diode Selection for the Buck Regulator

The TPS65321-Q1 device requires an external catch diode between the SW pin and GND (see D1 in 图 20). The selected diode must have a reverse voltage rating equal to or greater than $V_I$max. The peak current rating of the diode must be greater than the maximum inductor current. The diode should also have a low forward voltage. Schottky diodes are typically a good choice for the catch diode because of low forward voltage of these diodes. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, the higher the voltage and current ratings the diode has, the higher the forward voltage is. Although the design example has an input voltage up to 36 V, select a diode with a minimum of 40-V reverse voltage to allow input voltage transients up to the rated voltage of the TPS65321-Q1 device.

For the example design, the selection of a Schottky diode is SL44-E3/57 based on the low forward voltage of this diode. This diode is also available in a larger package size, which has better thermal characteristics. The typical forward voltage of the SL44-E3/57 is 0.44 V.

Also, select a diode with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time, multiplied by the forward voltage of the diode, equals the conduction losses of the diode. At higher switching frequencies, consider the AC losses of the diode. The AC losses of the diode are because the charging and discharging of the junction capacitance and reverse recovery.

8.2.1.2.5 Input Capacitor Selection for the Buck Regulator

The TPS65321-Q1 device requires a high-quality ceramic input decoupling capacitor (type X5R or X7R) of at least 3 µF of effective capacitance, and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple-current rating greater than the maximum input-current ripple of the TPS65321-Q1 device. Use 公式 32 to calculate the input ripple current ($I_{CI(RMS)}$).

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. Minimize the capacitance variations because of temperature by selecting a dielectric material that is stable over temperature. Designers usually select X5R and X7R ceramic dielectrics for power regulator capacitors because these capacitors have a high capacitance-to-volume ratio and are fairly stable over temperature. Also, select the output capacitor with the DC bias taken into consideration. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

This design requires a capacitor with at least a 40-V voltage rating to support the maximum input voltage. Common standard capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V, 63V, or 100 V. For this design example. The selection for this example is a 100-µF, 50-V capacitor (see C8 in 图 20).

$$I_{CI(RMS)} = I_O \max \times \sqrt{\frac{V_O}{V_I \min} \times \frac{(V_I \min - V_O)}{V_I \min}}$$

(32)

The input-capacitance value determines the input ripple voltage of the regulator. Use 公式 33 to calculate the input ripple voltage (ΔV_I).

$$\Delta V_I = \frac{I_O \max \times 0.25}{C_I \times f_S}$$

(33)

Using the design example values, I_{Omax} = 3 A, C_I = 100 µF, f_S = 2200 kHz, yields an input ripple voltage of 3.4 mV and an RMS input ripple current of 1.49 A.

8.2.1.2.6 Soft-Start Capacitor Selection for the Buck Regulator

The soft-start capacitor determines the minimum amount of time required for the output voltage to reach the nominal programmed value during power up which is useful if a load requires a controlled-voltage slew rate. This feature is also useful if the output capacitance is large and requires large amounts of current to charge the capacitor quickly to the output voltage level. The large currents required to charge the capacitor may make the TPS65321-Q1 device reach the current limit, or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage-slew rate solves both of these problems.

The soft-start time must be long enough to allow the regulator to charge the output capacitor up to the output voltage without drawing excessive current. Use 公式 34 to calculate the minimum soft-start time, t_{ss}, required to charge the output capacitor, C_O, from 10% to 90% of the output voltage, V_O, with an average load current of $I_{o(avg)}$.

$$t_{ss} > \frac{C_O \times V_O \times 0.8}{I_{O(avg)}}$$

(34)

In the example, to charge the effective output capacitance of 94 µF up to 3.3 V while allowing the average output current to be 3 A requires a 0.083 ms soft-start time.

When the soft-start time is known, use 公式 2 to calculate the soft-start capacitor. For the example circuit, the soft-start time is not too critical because the output-capacitor value is 2 × 47 µF, which does not require much current to charge to 3.3 V. The example circuit has the soft-start time set to an arbitrary value of 1 ms, which requires a 3.125 nF soft-start capacitor. This design uses the next-larger standard value of 3.3 nF.

8.2.1.2.7 Bootstrap Capacitor Selection for the Buck Regulator

Connect a 0.1-µF ceramic capacitor between the BOOT and SW pins for proper operation. TI recommends using a ceramic capacitor with X5R or better-grade dielectric. The capacitor should have a 10-V or higher voltage rating.

8.2.1.2.8 Output Voltage and Feedback Resistor Selection for the Buck Regulator

The voltage divider of R1 and R2 sets the output voltage. For the design example, the selected value of R2 is 10 kΩ, and the calculated value of R1 is 32.1 kΩ. Because of current leakage of the FB1 pin, the current flowing through the feedback network should be greater than 1 µA to maintain the output-voltage accuracy. Selecting higher resistor values decreases the quiescent current and improves efficiency at low output currents, but can introduce noise immunity problems.

8.2.1.2.9 Frequency Compensation Selection for the Buck Regulator

Several possible methods exist to design closed loop compensation for DC-DC converters. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the buck regulator. Ignoring the slope compensation usually causes the actual crossover frequency to be lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero, and that the ESR zero is at least 10 times greater than the modulator pole.

To begin, use 公式 35 to calculate the modulator pole, f_{P_mod}, and 公式 36 to calculate the ESR zero, f_{z_mod}.

$$f_{P\_mod} = \frac{1}{2\pi \times R_L \times C_O} = \frac{I_{max}}{2\pi \times V_O \times C_O} \tag{35}$$

$$f_{Z\_mod} = \frac{1}{2\pi \times R_{ESR} \times C_O} \tag{36}$$

Use 公式 37 and 公式 38 to calculate an estimate starting point for the crossover frequency, f_{CO}, to design the compensation.

$$f_{CO} = \sqrt{f_{P\_mod} \times f_{Z\_mod}} \tag{37}$$

$$f_{CO} = \sqrt{f_{P\_mod} \times \frac{f_S}{2}} \tag{38}$$

For the example design, f_{P_mod} is 1.54 kHz and f_{Z_mod} is 564 kHz. 公式 37 is the geometric mean of the modulator pole and the ESR zero and 公式 38 is the mean of the modulator pole and the switching frequency. 公式 37 yields 29.5 kHz and 公式 38 results 41.1 kHz. Use the lower value of 公式 37 or 公式 38 for an initial crossover frequency.

For this example, the target f_{CO} value is 29.5 kHz. Next, calculate the compensation components. Use a resistor in series with a capacitor to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

The total loop gain, which consists of the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at f_{CO} equal to 1. Use 公式 39 to calculate the compensation resistor, R3 (see the schematic in 图 20).

$$R3 = \left(\frac{2\pi \times f_{CO} \times C_O}{gm_{ps}} \right) \times \left(\frac{V_O}{V_{ref} \times gm_{ea}} \right) \tag{39}$$

Assume the power-stage transconductance, gm_{ps}, is 10.5 S. The output voltage (V_O), reference voltage (V_{ref}), and amplifier transconductance, (gm_{ea}) are 3.3 V, 0.8 V, and 310 µS, respectively. The calculated value for R3 is 22.1 kΩ. For this design, use a value of 22 kΩ for R3. Use 公式 40 to set the compensation zero to the modulator pole frequency.

$$C1 = \frac{1}{2\pi \times R3 \times f_{P\_mod}}$$

(40)

公式 38 yields 4.69 nF for compensating capacitor C1 (see the schematic in 图 20). For this design, select a value of 4.7 nF for C1.

To implement a compensation pole as needed, use an additional capacitor, C2, in parallel with the series combination of R3 and C1. Use 公式 41 and 公式 42 to calculate the value of C2 and select the larger resulting value to set the compensation pole. Type 2B compensation does not use C2 because it would demand a low ESR of the output capacitor.

$$C2 = \frac{C_O \times R_{ESR}}{R3}$$

(41)

$$C2 = \frac{1}{\pi \times R3 \times f_S}$$

(42)

8.2.1.2.10 LDO Regulator

Depending on the end application, use different values of external components can be used. To program the output voltage, carefully select the feedback resistors, R5 and R6 (see the schematic in 图 20). Using smaller resistors results in higher current consumption, whereas using very large resistors impacts the sensitivity of the regulator. Therefore selecting feedback resistors such that the sum of R5 and R6 is between 20 kΩ and 200 kΩ is recommended.

If the desired regulated output voltage is 5 V on selecting R6, the value of R5 can be calculated. With V_{ref} = 0.8 V (typical), V_O = 5 V, and selecting R6 = 18 kΩ, the calculated value of R5 is 95.3 kΩ.

An output capacitor for the LDO regulator is required (see C10 in 图 20) to prevent the output from temporarily dropping down during fast load steps. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R. Additionally, a bypass capacitor can be connected at the output to decouple high-frequency noise based on the requirements of the end application.

8.2.1.2.11 Power Dissipation

8.2.1.2.11.1 Power Dissipation Losses of the Buck Regulator

Use the following equations to calculate the power dissipation losses for the buck regulator. These losses are applicable for continuous-conduction-mode (CCM) operation.

1. Conduction loss:

    $P_{CON} = I_O^2 \times r_{DS(on)} \times (V_O / V_I)$

    where

    - I_O is the buck regulator output current
    - V_O is the buck regulator output voltage
    - V_I is the input voltage   (43)

2. Switching loss:

    $P_{SW} = \frac{1}{2} \times V_I \times I_O \times (t_r + t_f) \times f_S$

    where

    - t_r is the FET switching rise time (t_r maximum = 20 ns)
    - t_f is the FET switching fall time (t_f maximum = 20 ns)
    - f_S is the switching frequency of the buck regulator   (44)

3. Gate drive loss:

    $P_{Gate} = V_{drive} \times Q_g \times f_{sw}$

    where

    - V_{drive} is the FET gate-drive voltage (typically V_{drive} = 6 V)
    - $Q_g = 1 \times 10^{-9}$ (nC, typical)   (45)

8.2.1.2.12 Power Dissipation Losses of the LDO Regulator

$$P_{LDO} = (V_{VIN\_LDO} - V_{(LDO\_OUT)}) \times I_{(LDO\_OUT)} \tag{46}$$

8.2.1.2.13 Total Device Power Dissipation Losses and Junction Temperature

1. Supply loss:

$$P_{IC} = V_I \times I_{Q\text{-normal}} \tag{47}$$

2. Total power loss:

$$P_{Total} = P_{CON} + P_{SW} + P_{Gate} + P_{LDO} + P_{IC} \tag{48}$$

For a given operating ambient temperature T_A:

$$T_J = T_A + R_{th} \times P_{Total}$$

where

- T_J is the junction temperature in °C
- T_A is the ambient temperature in °C
- R_{th} is the thermal resistance of package in (°C/W)
- P_{Total} is the total power dissipation (W) $\tag{49}$

For a given maximum junction temperature $T_{J\text{-max}}$ = 150°C, the allowed Total power dissipation is given as:

$$T_{A\text{-max}} = T_{J\text{-max}} - R_{th} \times P_{Total} \tag{50}$$

where

- $T_{A\text{-max}}$ is the maximum ambient temperature in °C
- $T_{J\text{-max}}$ is the maximum junction temperature in °C $\tag{51}$

Additional power losses occur in the regulator circuit because of the inductor AC and DC losses, the Schottky diode, and trace resistance that impact the overall efficiency of the regulator.

图 21 shows the thermal derating profile of the 14-pin HTSSOP Package With PowerPAD™ . It is important to consider additional cooling strategies if necessary to maintain the junction temperature of the device below the maximum junction temperature of 150 °C.


图 21. **Thermal Derating Profile ofTPS65321-Q1 in 14-pin HTSSOP Package With PowerPAD**

### 8.2.1.3 *Application Curves*

图 22. Buck Regulator Output at Load Transient
(200 mA to 3 A)

图 23. Buck-Regulator Startup Operation



图 24. LDO Regulator Startup Operation

图 25. LDO-Regulator Output at Load Transient
(50 mA to 300 mA)

图 26. Buck Efficiency Versus Output Current

8.2.2 Design Example With 500-kHz Switching Frequency

R55 is for test purposes only.

图 27. TPS65321-Q1 Design Example With 500-kHz Switching Frequency

8.2.2.1 Design Requirements

This example begins with the parameters listed in 表 4.

表 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, VIN1	9 V to 18 V, typical 12 V
Output voltage, VREG1 (buck regulator)	6.5 V ± 2%
Maximum output current I_{O_max1}	1 A
Minimum output current I_{O_min1}	0.01 A
Transient response 0.01 A to 1 A	3%
Output ripple voltage	1%
Switching frequency f_{SW}	500 kHz
Output voltage, VREG2 (LDO regulator)	3.3 V ± 2%
Overvoltage threshold	106% of output voltage
Undervoltage threshold	91% of output voltage

8.2.2.2 Detailed Design Procedure

For the 500-kHz switching-frequency design, make the adjustments as outlined in the following sections. For sections such as LDO-component calculations, bootstrap-capacitor selection, and others that are not listed in this section, see the *2.2-MHzSwitching Frequency, 9-V to 16-V Input, 3.3-V Output Buck Regulator, 5-V Output LDO Regulator* section.

8.2.2.2.1 Selecting the Switching Frequency

For 500-kHz operation, use a 240-kΩ resistor which is calculated using 公式 3. The R62 resistor sets this switching frequency.

8.2.2.2.2 Output Inductor Selection

Using 公式 23, the inductor value is calculated as 27.7 µH with $K_{IND} = 0.3$. This design example can allow for a higher ripple current, therefore, select the nearest standard value of 33 µH. The RMS and peak inductor-current ratings are calculated using 公式 25 and 公式 26 which result in 1.00 A and 1.13 A, respectively. The value of the output-filter inductor must not exceed the RMS-current and saturation-current ratings.

8.2.2.2.3 Output Capacitor

For this example, the specified transient load response is a 3% change in V_O for a load step from 0.01 A to 1 A (full load). For this example, $\Delta I_O = 1 - 0.01 = 0.99$ A and $\Delta V_O = 0.03 \times 6.5 = 0.195$ V. Using these numbers results in a minimum capacitance of 20.31 µF. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Aluminum electrolytic and tantalum capacitors have higher ESR that should be considered. The catch diode of the regulator cannot sink current, so any stored energy in the inductor produces an output-voltage overshoot when the load current rapidly decreases. Also, size the output capacitor to absorb the energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that is stored in the output capacitor increases the voltage on the capacitor. Size the capacitor to maintain the desired output voltage during these transient periods. Use 公式 28 to calculate the minimum capacitance to keep the output voltage overshoot to a desired value.

For this example, the worst-case load step is from 1 A to 0.01 A. The output voltage increases during this load transition, and the stated maximum in our specification is 3% of the output voltage resulting in $V_f = 1.03 \times 6.5 = 6.7$. The initial capacitor voltage, V_i, is the nominal output voltage of 5 V. Using these values, 公式 28 yields a minimum capacitance of 3.88 µF. 公式 29 calculates the minimum output capacitance required to meet the output ripple-voltage specification. 公式 29 yields 10.6 µF. 公式 30 calculates the maximum ESR an output capacitor can have to meet the output ripple-voltage specification. 公式 30 indicates the ESR should be less than 60.2 mΩ.

The most stringent criterion for the output capacitor is 20.31 µF of capacitance to keep the output voltage in regulation during a load transient.

Factor in additional capacitance deratings for aging, temperature, and DC bias which increase this minimum value. For this example, four 22-µF, 25-V and one 1-µF, 25-V ceramic capacitors with 10 mΩ of ESR are used. Specify an output capacitor that can support the inductor ripple current. Some capacitor data sheets specify the RMS value of the maximum ripple current. Use 公式 31 to calculate the RMS ripple current that the output capacitor must support. For this design example, 公式 31 yields 240 mA.

8.2.2.2.4 Compensation

This design example use a different approach for calculating compensation values, beginning with the desired crossover frequency. Ensure that the crossover frequency is maintained at 10 kHz to provide reasonable phase margin (PM). To achieve circuit stability, a phase margin greater than 60 degrees and a gain margin less than 15 dB is required. Next, place the zero close to the load pole. The zero is determined using C52 and R56. For this example, select a value of 10 kΩ for R56 which results in a value of approximately 4.7 nF for C52. The pole, resulting from C53 and R56, can be placed between 10 times the crossover frequency and 1/3 of the switching frequency. The gain is adjusted to be maintained over 60 degrees of phase margin and −15 dB of gain margin. The resulting value of C53 is approximately 100 pF for a pole frequency of 159 kHz.

Use the following component values:

> R56 = 12 kΩ
> C53 = 56 pF
> C52 = 47 nF

8.2.2.3 *Application Curve*

图 **28. Efficiency vs Output Current**

9 Power Supply Recommendations

The buck regulator is designed to operate from an input voltage supply range between 3.6 V and 36 V. The linear regulator is designed to operate from an input supply voltage up to 36 V. Both input supplies must be well regulated. If the input supply connected to the VIN pin is located more than a few inches from the TPS65321-Q1 converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100 μF is a typical choice.

10 Layout

10.1 Layout Guidelines

TI recommends the guidelines that follow for PCB layout of the TPS65321-Q1 device.

- **Inductor**

  Use a low-EMI inductor with a ferrite-type shielded core. Other types of inductors can also be used, however, these inductors must have low-EMI characteristics and be located away from the low-power traces and components in the circuit.

- **Input Filter Capacitors**

  Locate input ceramic filter capacitors close to the VIN pin. TI recommends surface-mount capacitors to minimize lead length and reduce noise coupling.

- **Feedback**

  Route the feedback trace for minimum interaction with any noise sources associated with the switching components. TI recommends to place the inductor away from the feedback trace to prevent creating an EMI noise source.

- **Traces and Ground Plane**

  All power (high-current) traces must be as thick and short as possible. The inductor and output capacitors must be as close to each other as possible to reduce EMI radiated by the power traces because of high switching currents. In a two-sided PCB, TI recommends using ground planes on both sides of the PCB to help reduce noise and ground loop errors. The ground connection for the input capacitors, output capacitors, and device ground should connect to this ground plane, where the connection between input capacitors and the catch-diode is the most critical. In a multi-layer PCB, the ground plane separates the power plane (where high switching currents and components are) from the signal plane (where the feedback trace and components are) for improved performance. Also, arrange the components such that the switching-current loops curl in the same direction. Place the high-current components such that during conduction the current path is in the same direction. This placement prevents magnetic field reversal caused by the traces between the two half-cycles, and helps reduce radiated EMI.

10.2 Layout Example

图 29. TPS65321-Q1 Layout Example

**图 30. TPS65321-Q1 Layout Example
Top Side**

**图 31. TPS65321-Q1 Layout Example
Bottom Side**

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI)，*《适用于基于降压和线性 LED 驱动器的系统的 CISPR 25 汽车尾灯参考设计》*
- 德州仪器 (TI)，*《使用低阻抗外部时钟驱动器连接 TPS57xxx-Q1、TPS65320-Q1 系列以及 TPS65321-Q1 器件》应用报告*
- 德州仪器 (TI)，*《高温下的低静态电流和同步降压转换器》应用报告*
- 德州仪器 (TI)，*《TPS65321EVM (HVL125A) 用户指南》*
- 德州仪器 (TI)，*《TPS65321-Q1 设计检查清单》*

11.2 接收文档更新通知

要接收文档更新通知，请导航至德州仪器 TI.com.cn 上的器件产品文件夹。请单击右上角的*通知我* 进行注册，即可收到任意产品信息更改每周摘要。有关更改的详细信息，请查看任意已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 *《使用条款》*。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区。*此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

下列封装信息和附录反映了针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS65321QPWPRQ1	NRND	Production	HTSSOP (PWP) | 14	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	T65321
TPS65321QPWPRQ1.A	NRND	Production	HTSSOP (PWP) | 14	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	T65321

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65321QPWPRQ1	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65321QPWPRQ1	HTSSOP	PWP	14	2000	350.0	350.0	43.0

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224995/A

6.6
6.2 TYP

A

PIN 1 ID
AREA

1

14

12X 0.65

5.1
4.9
NOTE 3

2X
3.9

7

8

B

4.5
4.3

14X 0.30
0.19

⊕ 0.1Ⓜ C A B

SEE DETAIL A

(0.15) TYP

4X (0.4)
NOTE 5

4X (0.05)
NOTE 5

7

8

THERMAL
PAD

2.548
1.708

15

1

14

2.558
1.718

C

SEATING PLANE

⌒ 0.1 C

GAGE PLANE

0.25

1.2 MAX

0° - 8°

0.75
0.50

(1)

0.15
0.05

DETAIL A
TYPICAL

4223314/A   09/2016

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.

PWP0014G

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE

LAND PATTERN EXAMPLE
SCALE:10X

(3.4)
NOTE 9

(2.56)

SYMM

SOLDER MASK
DEFINED PAD

SEE DETAILS

14X (1.5)

1

14X (0.45)

SYMM

12X (0.65)

7

(∅ 0.2) TYP
VIA

METAL COVERED
BY SOLDER MASK

14

15

(1.1) TYP

8

(R0.05) TYP

(1.1)
TYP

(2.55)

(5)
NOTE 9

(5.8)

SOLDER MASK DETAILS
PADS 1-14

SOLDER MASK
OPENING

METAL

0.05 MAX
ALL AROUND

NON SOLDER MASK
DEFINED

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

4223314/A   09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

TEXAS
INSTRUMENTS
www.ti.com

PWP0014G

PLASTIC SMALL OUTLINE

SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.86 X 2.85
0.125	2.56 X 2.55 (SHOWN)
0.15	2.34 X 2.33
0.175	2.16 X 2.16

4223314/A   09/2016

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI"按原样"提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。