

- Available in 5-V, 4.85-V, and 3.3-V
   Fixed-Output and Adjustable Versions
- Very Low-Dropout Voltage . . . Maximum of 32 mV at I<sub>O</sub> = 100 mA (TPS7150)
- Very Low Quiescent Current Independent of Load . . . 285 μA Typ
- Extremely Low Sleep-State Current 0.5 μA Max
- 2% Tolerance Over Specified Conditions For Fixed-Output Versions
- Output Current Range of 0 mA to 500 mA
- TSSOP Package Option Offers Reduced Component Height for Space-Critical Applications
- Power-Good (PG) Status Output

### description

The TPS71xx integrated circuits are a family of micropower low-dropout (LDO) voltage regulators. An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performance is achieved by replacing the typical pnp pass transistor with a PMOS device.



**PW PACKAGE** 



NC – No internal connection † SENSE – Fixed voltage options only (TPS7133, TPS7148, and TPS7150) ‡ FB – Adjustable version only (TPS7101)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 32 mV at an output current of 100 mA for the TPS7150) and is directly proportional to the output current (see Figure 1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and remains independent of output loading (typically 285  $\mu$ A over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. The LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to 0.5  $\mu$ A maximum at  $T_{\text{L}} = 25^{\circ}\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y LOW-DROPOUT VOLTAGE REGULATORS

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

### description (continued)




Figure 1. Dropout Voltage Versus Output Current


Power good (PG) reports low output voltage and can be used to implement a power-on reset or a low-battery indicator.

The TPS71xx is offered in 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version). The TPS71xx family is available in PDIP (8 pin), SO (8 pin), and TSSOP (20-pin) packages. The TSSOP has a maximum height of 1,2 mm.

#### **AVAILABLE OPTIONS**

т.	OUTP	UT VOLT (V)	AGE	PAG	CKAGED DEVICE	:S	CHIP FORM
TJ	MIN	TYP	MAX	SMALL OUTLINE PLASTIC DIP TSSOP (PW)			(Y)
	4.9	5	5.1	TPS7150QD	TPS7150QP	TPS7150QPW	TPS7150Y
	4.75	4.85	4.95	TPS7148QD	TPS7148QP	TPS7148QPW	TPS7148Y
-40°C to 125°C	3.23	3.3	3.37	TPS7133QD	TPS7133QP	TPS7133QPW	TPS7133Y
		djustable <sup>1</sup> V to 9.75		TPS7101QD	TPS7101QP	TPS7101QPW	TPS7101Y

<sup>&</sup>lt;sup>†</sup>The D and PW packages are available taped and reeled. Add R suffix to device type (e.g., TPS7150QDR). The TPS7101Q is programmable using an external resistor divider (see application information). The chip form is tested at 25°C.




- † TPS7133, TPS7148, TPS7150 (fixed-voltage options)
- ‡ Capacitor selection is nontrivial. See application information section for details.

Figure 2. Typical Application Configuration

### **TPS71xx** chip information


These chips, when properly assembled, display characteristics similar to the TPS71xxQ. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y OW-DROPOUT VOLTAGE REGULATORS.

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

### functional block diagram



<sup>†</sup> Switch positions are shown with EN low (active).

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Input voltage range¶, V <sub>I</sub> , PG, SENSE, EN	0.3 V to 11 V
Output current, IO	
Continuous total power dissipation	See Dissipation Rating Tables 1 and 2
Operating virtual junction temperature range, T <sub>J</sub>	–55°C to 150°C
Storage temperature range, T <sub>Stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURE (see Figure 3)#

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	145 mW
Р	1175 mW	9.4 mW/°C	752 mW	235 mW
PWII	700 mW	5.6 mW/°C	448 mW	140 mW

#### DISSIPATION RATING TABLE 2 - CASE TEMPERATURE (see Figure 4)#

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>C</sub> = 25°C	T <sub>C</sub> = 70°C POWER RATING	T <sub>C</sub> = 125°C POWER RATING
D	2188 mW	17.5 mW/°C	1400 mW	438 mW
Р	2738 mW	21.9 mW/°C	1752 mW	548 mW
PWII	4025 mW	32.2 mW/°C	2576 mW	805 mW


<sup>#</sup>Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.


Refer to Thermal Information section for detailed power dissipation considerations when using the TSSOP packages.



<sup>‡</sup> For most applications, SENSE should be externally connected to OUT as close as possible to the device. For other implementations, refer to SENSE-pin connection discussion in Applications Information section.

 $<sup>\</sup>P$  All voltage values are with respect to network terminal ground.





<sup>†</sup> Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.

### recommended operating conditions

		MIN	MAX	UNIT
	TPS7101Q	2.5	10	
Innut valtage M.T	TPS7133Q	3.77	10	] <sub>v</sub>
Input voltage, V <sub>I</sub> ‡	TPS7148Q	5.2	10	1 <sup>v</sup>
	TPS7150Q	5.33	10	1
High-level input voltage at EN, V <sub>IH</sub>		2		V
Low-level input voltage at EN, V <sub>IL</sub>			0.5	V
Output current range, IO		0	500	mA
Operating virtual junction temperature rar	ge, TJ	-40	125	°C

<sup>‡</sup> Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ . Because the TPS7101 is programmable,  $v_{DO(max)}$  should be used to calculate  $v_{DO(max)}$  before applying the above equation. The equation for calculating  $v_{DO(max)}$  is given in Note 2 in the electrical characteristics table. The minimum value of 2.5 V is the absolute lower limit for the recommended input voltage range for the TPS7101.



### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y LOW-DROPOUT VOLTAGE REGULATORS

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

### electrical characteristics at I $_{O}$ = 10 mA, $\overline{EN}$ = 0 V, C $_{O}$ = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 $\Omega$ , SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONI	DITIONS‡	ТЈ		1Q, TPS 8Q, TPS		UNIT	
				MIN	TYP	MAX		
Ground current (active mode)	<u>EN</u> ≤ 0.5 V,	$V_{I} = V_{O} + 1 V_{r}$	25°C		285	350	μА	
Ground current (active mode)	$0~\text{mA} \leq I_{\mbox{O}} \leq 500~\text{mA}$		-40°C to 125°C			460	μΑ	
Input current (standby mode)	EN = VI,	2.7 V ≤ V <sub>I</sub> ≤ 10 V	25°C			0.5	μА	
mput current (standby mode)	EN = VI,	2.7 V 3 V 3 10 V	-40°C to 125°C			2	μΑ	
Output current limit	V <sub>O</sub> = 0,	V <sub>I</sub> = 10 V	25°C		1.2	2	A	
Output current limit	V() = 0,	v  = 10 v	-40°C to 125°C			2	Α .	
Pass-element leakage current in standby	$\overline{EN} = V_{I},$	271/21/2101/	25°C			0.5		
mode	EIV = VI,	2.7 V ≤ V <sub>I</sub> ≤ 10 V	-40°C to 125°C			1	μΑ	
PG leakage current	Normal operation,	Vpg = 10 V	25°C		0.02	0.5	μΑ	
	Normal operation,		-40°C to 125°C			0.5	μΑ	
Output voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C	
Thermal shutdown junction temperature					165		°C	
ENLIGHT AND ACTOR Albert and all and all and all all all and all all all all all all all all all al	$2.5 \text{ V} \leq \text{V}_{\text{I}} \leq 6 \text{ V}$		-40°C to 125°C	2			V	
EN logic high (standby mode)	6 V ≤ V <sub>I</sub> ≤ 10 V		-40 C to 125 C	2.7			]	
EN la via la confection and de)	271/21/2401/		25°C			0.5	V	
EN logic low (active mode)	2.7 V ≤ V <sub>I</sub> ≤ 10 V		-40°C to 125°C			0.5	l <sup>v</sup>	
EN hysteresis voltage			25°C		50		mV	
<u> </u>	0.1/ < 1/ < 40.1/	01/21/2401/	25°C	-0.5		0.5		
EN input current	0 V ≤ V <sub>I</sub> ≤ 10 V	0 V ≤ V <sub>I</sub> ≤ 10 V	-40°C to 125°C	-0.5		0.5	μΑ	
Minimum V. for active page clares			25°C		2.05	2.5	V	
Minimum V <sub>I</sub> for active pass element			-40°C to 125°C			2.5	ľ	
Minimum V. for valid DC	I 200 ·· A	I 200 ·· A	25°C		1.06	1.5		
Minimum V <sub>I</sub> for valid PG	lpG = 300 μA	I <sub>PG</sub> = 300 μA	-40°C to 125°C			1.9	٧	

<sup>†</sup> CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to CO.



<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

### TPS7101 electrical characteristics at $I_O$ = 10 mA, $V_I$ = 3.5 V, $\overline{EN}$ = 0 V, $C_O$ = 4.7 $\mu$ F/CSR $^\dagger$ = 1 $\Omega$ , FB shorted to OUT at device leads (unless otherwise noted)

DADAMETER	TEST COL	т.	TPS7101Q			UNIT	
PARAMETER	TEST COI	NDITIONS‡	TJ	MIN	TYP	MAX	UNII
Reference voltage (measured at FB	V <sub>I</sub> = 3.5 V,	$I_O = 10 \text{ mA}$	25°C		1.178		V
with OUT connected to FB)	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$5 \text{ mA} \le I_O \le 500 \text{ mA},$	-40°C to 125°C	1.143		1.213	V
Reference voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C
	V: 0.4.V	50 A < l = < 450 m A	25°C		0.7	1	
	$V_{I} = 2.4 V,$	$50 \mu\text{A} \le \text{I}_{\text{O}} \le 150 \text{mA}$	-40°C to 125°C			1	1
Pass-element series resistance (see Note 2)	V <sub>I</sub> = 2.4 V,	150 mA ≤ I <sub>O</sub> ≤ 500	25°C		0.83	1.3	]
	V  = 2.4 V,	mA	-40°C to 125°C			1.3	$\Omega$
	V <sub>I</sub> = 2.9 V,	50 μA ≤ I <sub>O</sub> ≤ 500 mA	25°C		0.52	0.85	
	V  = 2.9 V,	20 μA ≥ 1Q ≥ 200 IIIA	-40°C to 125°C			0.85	
	V <sub>I</sub> = 3.9 V,	$50~\mu\text{A} \leq I_{\mbox{O}} \leq 500~m\text{A}$	25°C		0.32		
	V <sub>I</sub> = 5.9 V,	$50~\mu\text{A} \leq I_O \leq 500~\text{mA}$	25°C		0.23		
Input regulation	$V_{I} = 2.5 \text{ V to } 10 \text{ V},$	$50 \mu A \le I_0 \le 500 \text{ mA},$	25°C			18	mV
input regulation	See Note 1		-40°C to 125°C			25	1117
	$I_O = 5 \text{ mA to } 500 \text{ mA},$		25°C			14	mV mV
	See Note 1		-40°C to 125°C			25	
Catput regulation	$I_0 = 50 \mu\text{A} \text{ to } 500 \text{mA},$		25°C			22	
	See Note 1		-40°C to 125°C			54	111 V
		Io = 50 !! A	25°C	48	59		
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	-40°C to 125°C	44			dB
Tripple rejection	1 = 120112	$I_O = 500 \text{ mA},$	25°C	45	54		"
		See Note 1	-40°C to 125°C	44			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√Hz
	4011- 46 4400111-	$C_{O} = 4.7  \mu F$	25°C		95		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	$C_{O} = 10  \mu F$	25°C		89		μVrms
		$C_{O} = 100  \mu F$	25°C		74		
PG trip-threshold voltage§	VFB voltage decreasing	g from above V <sub>PG</sub>	-40°C to 125°C	1.101		1.145	V
PG hysteresis voltage§	Measured at V <sub>FB</sub>		25°C		12		mV
20	400 4	V 0.40 V	25°C		0.1	0.4	.,
PG output low voltage§	$I_{PG} = 400  \mu A$	V <sub>I</sub> = 2.13 V	-40°C to 125°C			0.4	<b>'</b>
ED 's most suggest to			25°C	-10	0.1	10	
FB input current			-40°C to 125°C	-20		20	nA

TCSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

 $r_{DS(on)}$  is a function of both output current and input voltage. The parametric table lists  $r_{DS(on)}$  for  $V_I = 2.4$  V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figure 26.



<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

<sup>§</sup> Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 1. When V<sub>I</sub> < 2.9 V and I<sub>O</sub> > 150 mA simultaneously, pass element r<sub>DS(on)</sub> increases (see Figure 27) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

<sup>2.</sup> To calculate dropout voltage, use equation:

### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y LOW-DROPOUT VOLTAGE REGULATORS

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

### TPS7133 electrical characteristics at I<sub>O</sub> = 10 mA, V<sub>I</sub> = 4.3 V, $\overline{\text{EN}}$ = 0 V, C<sub>O</sub> = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 $\Omega$ , SENSE shorted to OUT (unless otherwise noted)

2424455	TEOT 001	TEST CONDITIONS‡			PS71330	TPS7133Q		
PARAMETER	IEST CON	IDITIONS+	TJ	MIN	TYP	MAX	UNIT	
Output voltage	V <sub>I</sub> = 4.3 V,	I <sub>O</sub> = 10 mA	25°C		3.3		V	
Output voltage	$4.3 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	3.23		3.37	V	
	IO = 10 mA,	V <sub>1</sub> = 2.22 V	25°C		4.5	7		
	IO = 10 IIIA,	V <sub>I</sub> = 3.23 V	-40°C to 125°C			8		
Dropout voltage	IO = 100 mA,	V <sub>I</sub> = 3.23 V	25°C		47	60	mV	
Dropout voltage	10 = 100 mA,	V  = 3.23 V	-40°C to 125°C			80	IIIV	
	I <sub>O</sub> = 500 mA,	V <sub>I</sub> = 3.23 V	25°C		235	300		
	10 = 300 mA,	V  = 3.23 V	-40°C to 125°C			400		
Pass-element series resistance	(3.23 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 3.23 V,	25°C		0.47	0.6	Ω	
Pass-element series resistance	$I_O = 500 \text{ mA}$		-40°C to 125°C			0.8	22	
Input regulation	V <sub>I</sub> = 4.3 V to 10 V,	50 $\mu$ A ≤ I <sub>O</sub> ≤ 500 mA	25°C			20	mV	
input regulation	v  = 4.3 v to 10 v,	30 μA 3 10 3 300 111A	-40°C to 125°C			27	IIIV	
Output regulation	$I_O = 5$ mA to 500 mA,	$4.3 \text{ V} \le \text{V}_{1} \le 10 \text{ V}$	25°C		21	38	mV	
			-40°C to 125°C			75		
Output regulation	$I_{O} = 50 \mu\text{A} \text{ to } 500 \text{mA},$	121/21/2101/	25°C		30	60	mV	
	ΙΟ = 30 μΑ το 300 πΑ,	4.3 V \(\leq \text{V} \  \leq 10 V	-40°C to 125°C			120	IIIV	
		ΙΟ = 50 μΑ	25°C	43	54			
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	-40°C to 125°C	40			dB	
Ripple rejection	1 = 120112	I <sub>O</sub> = 500 mA	25°C	39	49		ub	
		10 = 300 IIIA	-40°C to 125°C	36				
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ <del>Hz</del>	
		$C_O = 4.7  \mu F$	25°C		274			
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		228		μVrms	
	001(1 = 1 32	C <sub>O</sub> = 100 μF	25°C		159			
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C	2.868		3	V	
PG hysteresis voltage			25°C		35		mV	
DC autout lauruslitana	1 4 4	V 0.0V	25°C		0.22	0.4	V	
PG output low voltage	$I_{PG} = 1 \text{ mA},$	V <sub>I</sub> = 2.8 V	-40°C to 125°C			0.4	V V	

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

### TPS7148 electrical characteristics at I<sub>O</sub> = 10 mA, V<sub>I</sub> = 5.85 V, $\overline{\text{EN}}$ = 0 V, C<sub>O</sub> = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 $\Omega$ , SENSE shorted to OUT (unless otherwise noted)

			_	TF	UNIT		
PARAMETER	TEST CON	IDITIONS+	TJ	MIN	TYP	MAX	UNIT
Output valtage	V <sub>I</sub> = 5.85 V,	I <sub>O</sub> = 10 mA	25°C		4.85		V
Output voltage	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \leq I_{O} \leq 500 \text{ mA}$	-40°C to 125°C	4.75		4.95	l <sup>v</sup>
	In 10 mA	\\. 4.75.\\	25°C		2.9	6	
	$I_{O} = 10 \text{ mA},$	V <sub>I</sub> = 4.75 V	-40°C to 125°C			8	1
Decreased walks as	Jo - 100 mA	\\ 4.75.\\	25°C		30	37	mV
Dropout voltage	$I_0 = 100 \text{ mA},$	V <sub>I</sub> = 4.75 V	-40°C to 125°C			54	IIIV
	In 500 mA	\/. 4.75.\/	25°C		150	180	1
	$I_{O} = 500 \text{ mA},$	V <sub>I</sub> = 4.75 V	-40°C to 125°C			250	1
Dage element series resistance	(4.75 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 4.75 V,	25°C		0.32	0.35	Ω
Pass-element series resistance	$I_{O} = 500 \text{ mA}$		-40°C to 125°C			0.52	1 12
lanut regulation	V. 5.95 V to 40 V	50 μA ≤ I <sub>O</sub> ≤ 500 mA	25°C			27	mV
Input regulation	$V_{I} = 5.85 \text{ V to } 10 \text{ V},$	30 μΑ ≤ 10 ≤ 300 111Α	-40°C to 125°C			37	l mv
	$I_O = 5$ mA to 500 mA,	5.85 V ≤ V <sub>I</sub> ≤ 10 V	25°C		12	42	mV
Output regulation			-40°C to 125°C			80	1 1111
Output regulation	$I_{O} = 50 \mu\text{A} \text{ to } 500 \text{mA},$	5 95 V < V < 10 V	25°C		42	60	mV
	$IO = 50 \mu A to 500 mA$	5.05 V ≤ V  ≤ 10 V	-40°C to 125°C			130	IIIV
		15 FO A	25°C	42	53		
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	-40°C to 125°C	39			dB
Ripple rejection	1 = 120112	I <sub>O</sub> = 500 mA	25°C	39	50		l ub
		10 = 300 IIIA	-40°C to 125°C	35			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ <del>Hz</del>
		$C_{O} = 4.7  \mu F$	25°C		410		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		328		μVrms
	0011 = 132	C <sub>O</sub> = 100 μF	25°C		212		1
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above V <sub>PG</sub>	-40°C to 125°C	4.5		4.7	٧
PG hysteresis voltage			25°C		50		mV
	1		25°C	-	0.2	0.4	.,
PG output low voltage	IpG = 1.2  mA,	V <sub>I</sub> = 4.12 V	-40°C to 125°C		-	0.4	٧

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.
‡ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must

Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y LOW-DROPOUT VOLTAGE REGULATORS

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

### TPS7150 electrical characteristics at I<sub>O</sub> = 10 mA, V<sub>I</sub> = 6 V, $\overline{\text{EN}}$ = 0 V, C<sub>O</sub> = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 $\Omega$ , SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS‡	TJ	TF MIN	PS71500 TYP	MAX	UNIT
• • • •	V <sub>I</sub> = 6 V,	I <sub>O</sub> = 10 mA	25°C		5		.,
Output voltage	6 V ≤ V <sub>I</sub> ≤ 10 V,	5 mA ≤ I <sub>O</sub> ≤ 500 mA	-40°C to 125°C	4.9		5.1	V
			25°C		2.9	6	
	$I_O = 10 \text{ mA},$	V <sub>I</sub> = 4.88 V	-40°C to 125°C			8	
	1 400 4	\/ 400\/	25°C		27	32	
Dropout voltage	$I_0 = 100 \text{ mA},$	V <sub>I</sub> = 4.88 V	-40°C to 125°C			47	mV
	1- 500 mA	V: 4.00.V	25°C		146	170	
	$I_{O} = 500 \text{ mA},$	V <sub>I</sub> = 4.88 V	-40°C to 125°C			230	
Dona element entire registeres	(4.88 V – V <sub>O</sub> )/I <sub>O</sub> ,	V <sub>I</sub> = 4.88 V,	25°C		0.29	0.32	0
Pass-element series resistance	I <sub>O</sub> = 500 mA	•	-40°C to 125°C			0.47	Ω
Innut so guidation	V <sub>I</sub> = 6 V to 10 V,	$50  \mu A \le I_O \le 500  \text{mA}$	25°C			25	mV
Input regulation	V = 0 V (0 10 V)	20 hα ≥ 10 ≥ 200 μια	-40°C to 125°C			32	mv
Outrat as mulation	$I_O = 5$ mA to 500 mA,	6 V ≤ V <sub>I</sub> ≤ 10 V	25°C		30	45	mV
			-40°C to 125°C			86	mv
Output regulation	$I_{O} = 50 \mu\text{A} \text{ to } 500 \text{mA},$	6 \/ < \/ < 10 \/	25°C		45	65	mV
	$10 = 30 \mu\text{A}$ to $300 \text{mA}$ ,	0 v ≤ v  ≤ 10 v	-40°C to 125°C			140	IIIV
		In - 50 A	25°C	45	55		
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	-40°C to 125°C	40			dB
Rippie rejection	1 = 120112	I <sub>O</sub> = 500 mA	25°C	42	52		ub
		10 = 300 IIIA	-40°C to 125°C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ <del>Hz</del>
		$C_{O} = 4.7 \mu\text{F}$	25°C		430		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz, CSR <sup>†</sup> = 1 $\Omega$	C <sub>O</sub> = 10 μF	25°C		345		μVrms
	031(1 = 1 52	C <sub>O</sub> = 100 μF	25°C		220		1
PG trip-threshold voltage	V <sub>O</sub> voltage decreasing	from above Vpg	-40°C to 125°C	4.55		4.75	V
PG hysteresis voltage			25°C		53		mV
	1	.,	25°C		0.2	0.4	ι,,
PG output low voltage	$I_{PG} = 1.2 \text{ mA},$	$V_{ } = 4.25 \text{ V}$	-40°C to 125°C			0.4	V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

### electrical characteristics at I $_{O}$ = 10 mA, $\overline{EN}$ = 0 V, C $_{O}$ = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 $\Omega,$ T $_{J}$ = 25°C, SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	TPS7101Y, TPS7133Y TPS7148Y, TPS7150Y	UNIT
		MIN TYP MAX	
Ground current (active mode)	$\overline{\text{EN}} \le 0.5 \text{ V},$ $V_{\text{I}} = V_{\text{O}} + 1 \text{ V},$ $0 \text{ mA} \le I_{\text{O}} \le 500 \text{ mA}$	285	μΑ
Output current limit	$V_0 = 0,$ $V_1 = 10 V$	1.2	Α
PG leakage current	Normal operation, V <sub>PG</sub> = 10 V	0.02	μΑ
Thermal shutdown junction temperature		165	°C
EN hysteresis voltage		50	mV
Minimum V <sub>I</sub> for active pass element		2.05	V
Minimum V <sub>I</sub> for valid PG	I <sub>PG</sub> = 300 μA	1.06	V

PARAMETER	TEOT 06	TEST CONDITIONS‡		S7101Y	,	UNIT
PARAMETER	l iESI CC	ONDITIONS+	MIN	TYP	MAX	UNII
Reference voltage (measured at FB with OUT connected to FB)	V <sub>I</sub> = 3.5 V,	I <sub>O</sub> = 10 mA		1.178		V
	V <sub>I</sub> = 2.4 V,	$50~\mu\text{A} \leq \text{I}_{\mbox{O}} \leq 150~\text{mA}$		0.7		
	V <sub>I</sub> = 2.4 V,	$150~\text{mA} \leq I_{\mbox{O}} \leq 500~\text{mA}$		0.83		
Pass-element series resistance (see Note 2)	$V_{\parallel} = 2.9 \text{ V},$	$50~\mu\text{A} \leq \text{I}_{O} \leq 500~\text{mA}$		0.52		Ω
	V <sub>I</sub> = 3.9 V,	$50~\mu\text{A} \leq \text{I}_{\mbox{O}} \leq 500~\text{mA}$		0.32		
	V <sub>I</sub> = 5.9 V,	$50~\mu\text{A} \leq \text{I}_{\mbox{O}} \leq 500~\text{mA}$		0.23		
Input regulation	V <sub>I</sub> = 2.5 V to 10 V, See Note 1	$50 \mu A \le I_O \le 500 mA$ ,			18	mV
Outrot so sulption	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$I_O = 5$ mA to 500 mA,			14	mV
Output regulation	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$I_O = 50 \mu A \text{ to } 500 \text{ mA},$			22	mV
Ripple rejection	V <sub>I</sub> = 3.5 V, I <sub>O</sub> = 50 μA	f = 120 Hz,		59		dB
Output noise-spectral density	V <sub>I</sub> = 3.5 V,	f = 120 Hz		2		μV/√ <del>Hz</del>
	V <sub>I</sub> = 3.5 V,	$C_{O} = 4.7  \mu F$		95		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz,	C <sub>O</sub> = 10 μF		89		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	74			
PG hysteresis voltage§	V <sub>I</sub> = 3.5 V,	Measured at V <sub>FB</sub>		12		mV
PG output low voltage§	V <sub>I</sub> = 2.13 V,	I <sub>PG</sub> = 400 μA		0.1		V
FB input current	V <sub>I</sub> = 3.5 V	V <sub>I</sub> = 3.5 V		0.1		nA

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

2. To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$ 

 $r_{DS(on)}$  is a function of both output current and input voltage. The parametric table lists  $r_{DS(on)}$  for  $V_I = 2.4$  V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figure 26.



<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

<sup>§</sup> Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 1. When V<sub>I</sub> < 2.9 V and I<sub>O</sub> > 150 mA simultaneously, pass element r<sub>DS(on)</sub> increases (see Figure 27) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y LOW-DROPOUT VOLTAGE REGULATORS

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

### electrical characteristics at I $_{O}$ = 10 mA, $\overline{EN}$ = 0 V, C $_{O}$ = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 $\Omega$ , T $_{J}$ = 25°C , SENSE shorted to OUT (unless otherwise noted) (continued)

DADAMETED		TEST SOURITIONS!			TPS7133Y			
PARAMETER	TEST CC	TEST CONDITIONS <sup>‡</sup>						
Output voltage	$V_{I} = 4.3 V$	I <sub>O</sub> = 10 mA		3.3		V		
	V <sub>I</sub> = 3.23 V,	I <sub>O</sub> = 10 mA		0.02				
Dropout voltage	$V_{I} = 3.23 V$ ,	$I_{O} = 100 \text{ mA}$		47		mV		
	$V_{I} = 3.23 V$	I <sub>O</sub> = 500 mA		235				
Pass-element series resistance	$(3.23 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V <sub>I</sub> = 3.23 V,		0.47		Ω		
0.1.1.1.1.	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$I_O = 5$ mA to 500 mA	21			mV		
Output regulation	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$I_{O} = 50 \mu\text{A} \text{ to } 500 \text{mA}$	30			mV		
Dinnle rejection	V <sub>I</sub> = 4.3 V,	ΙΟ = 50 μΑ	54			dB		
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 500 mA	49			uв		
Output noise-spectral density	$V_{I} = 4.3 V$	f = 120 Hz		2		μV/√Hz		
	V <sub>I</sub> = 4.3 V,	$C_{O} = 4.7 \mu\text{F}$		274				
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF		228		μVrms		
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF	159					
PG hysteresis voltage	V <sub>I</sub> = 4.3 V			35		mV		
PG output low voltage	V <sub>I</sub> = 2.8 V,	Ipg = 1 mA		0.22		V		

DADAMETER	TEOT OC	NDITIONO†	TF			
PARAMETER	lesi co	ONDITIONS‡	MIN	TYP	MAX	UNIT
Output voltage	V <sub>I</sub> = 5.85 V,	I <sub>O</sub> = 10 mA		4.85		V
	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 10 mA		0.08		
Dropout voltage	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 100 mA		30		mV
	V <sub>I</sub> = 4.75 V,	I <sub>O</sub> = 500 mA		150		
Pass-element series resistance	$(4.75 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V <sub>I</sub> = 4.75 V,		0.32		Ω
Output to guilation	5.85 V ≤ V <sub>I</sub> ≤ 10 V,	$I_O = 5$ mA to 500 mA	12			mV
Output regulation	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$I_O = 50 \mu\text{A}$ to 500 mA	42			mV
Dinnle rejection	V <sub>I</sub> = 5.85 V,	ΙΟ = 50 μΑ		53		dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 500 mA	50			uB
Output noise-spectral density	V <sub>I</sub> = 5.85 V,	f = 120 Hz		2		μV/√ <del>Hz</del>
	V <sub>I</sub> = 5.85 V,	$C_{O} = 4.7  \mu F$		410		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	C <sub>O</sub> = 10 μF		328		μVrms
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF		212		
PG hysteresis voltage	V <sub>I</sub> = 5.85 V	-		50		mV
PG output low voltage	V <sub>I</sub> = 4.12 V,	I <sub>PG</sub> = 1.2 mA		0.2	0.4	V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y LOW-DROPOUT VOLTAGE REGULATORS

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

### electrical characteristics at I $_{O}$ = 10 mA, $\overline{EN}$ = 0 V, C $_{O}$ = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 $\Omega$ , T $_{J}$ = 25°C , SENSE shorted to OUT (unless otherwise noted) (continued)

DADAMETED	7507.0	NIDITIONS <sup>†</sup>	TF			
PARAMETER	TEST CO	ONDITIONS <sup>‡</sup>	MIN	TYP	MAX	UNIT
Output voltage	V <sub>I</sub> = 6 V,	I <sub>O</sub> = 10 mA		5		V
	V <sub>I</sub> = 4.88 V,	I <sub>O</sub> = 10 mA		0.13		
Dropout voltage	$V_{I} = 4.88 V$	I <sub>O</sub> = 100 mA		27		mV
	$V_{I} = 4.88 V$	I <sub>O</sub> = 500 μA		146		
Pass-element series resistance	$(4.88 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V <sub>I</sub> = 4.88 V,		0.29		Ω
Output regulation	6 V ≤ V <sub>I</sub> ≤ 10 V,	$I_O = 5 \text{ mA to } 500 \text{ mA}$	30			mV
Output regulation	6 V ≤ V <sub>I</sub> ≤ 10 V,	$I_{O} = 50 \mu\text{A}$ to 500 mA		45		mV
Dinale rejection	V <sub>I</sub> = 6 V,	ΙΟ = 50 μΑ		55		dB
Ripple rejection	f = 120 Hz	I <sub>O</sub> = 500 mA		52		uБ
Output noise-spectral density	V <sub>I</sub> = 6 V,	f = 120 Hz		2		μV/√ <del>Hz</del>
	V <sub>I</sub> = 6 V,	C <sub>O</sub> = 4.7 μF		430		
Output noise voltage	10 Hz $\leq$ f $\leq$ 100 kHz,	10 Hz ≤ f ≤ 100 kHz, $C_O = 10 \mu\text{F}$ 345			μVrms	
	$CSR^{\dagger} = 1 \Omega$	C <sub>O</sub> = 100 μF		220		
PG hysteresis voltage	V <sub>I</sub> = 6 V			53		mV
PG output low voltage	V <sub>I</sub> = 4.25 V,	PG = 1.2 mA		0.2		V

<sup>†</sup> CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.





<sup>‡</sup> Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.


### **Table of Graphs**


			FIGURE
		vs Output current	5
IQ	Quiescent current	vs Input voltage	6
		vs Free-air temperature	7
$V_{DO}$	Dropout voltage	vs Output current	8
$\Delta V_{DO}$	Change in dropout voltage	vs Free-air temperature	9
ΔVΟ	Change in output voltage	vs Free-air temperature	10
VO	Output voltage	vs Input voltage	11
$\Delta V_{O}$	Change in output voltage	vs Input voltage	12
			13
\/o	Output voltage	va Output aurrant	14
VO	Output voltage	vs Output current	15
			16
			17
	Pinnle rejection	vo Fraguenav	18
	Ripple rejection	vs Frequency	19
			20
			21
	Output apactral paiga danaity	vo Fraguenav	22
	Output spectral noise density	vs Frequency	23
			24
rDS(on)	Pass-element resistance	vs Input voltage	25
R	Divider resistance	vs Free-air temperature	26
I(SENSE)	SENSE pin current	vs Free-air temperature	27
	FB leakage current	vs Free-air temperature	28
VI	Minimum input voltage for active-pass element	vs Free-air temperature	29
٧١	Minimum input voltage for valid PG	vs Free-air temperature	30
l <sub>(EN)</sub>	Input current (EN)	vs Free-air temperature	31
	Output voltage response from Enable (EN)		32
$V_{PG}$	Power-good (PG) voltage	vs Output voltage	33
	Occupantian and a maintain	Out and assessed	34
CSR	Compensation series resistance	vs Output current	35
000	Occupantian conference interest	A data di conserio	36
CSR	Compensation series resistance	vs Added ceramic capacitance	37
000	Occupantian and a series	0.4	38
CSR	Compensation series resistance	vs Output current	39
CCD	Communication and interest	Added aggests assessed	40
CSR	Compensation series resistance	vs Added ceramic capacitance	41















### **CHANGE IN DROPOUT VOLTAGE** FREE-AIR TEMPERATURE 10 IO = 100 mA 8 Change in Dropout Voltage – mV 6 4 2 0 -2 -4 -6 -8 -10\_50 -25 25 50 75 100 125 T<sub>A</sub> - Free-Air Temperature - °C


Figure 9






















Figure 17



**TPS7133Q** RIPPLE REJECTION vs **FREQUENCY** 70 60  $R_L = 100 \text{ k}\Omega$ 50 Ripple Rejection – dB 40 30  $R_L = 500 \Omega$ 20  $R_L = 10 \Omega$ 10  $T_A = 25^{\circ}C$  $V_{I} = 3.5 V$  $C_0 = 4.7 \,\mu\text{F} (CSR = 1 \,\Omega)$ No Input Capacitance 100 10 k 10 100 k 1 M 10 M f - Frequency - Hz

Figure 18



# TPS7101Q OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY




Figure 21

# TPS7133Q OUTPUT SPECTRAL NOISE DENSITY VS FREQUENCY




Figure 22

### TPS7148Q OUTPUT SPECTRAL NOISE DENSITY vs




Figure 23

# TPS7150Q OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY






Figure 24




### FIXED-OUTPUT VERSIONS SENSE PIN CURRENT

### FREE-AIR TEMPERATURE




### DIVIDER RESISTANCE vs FREE-AIR TEMPERATURE




### ADJUSTABLE VERSION FB LEAKAGE CURRENT

#### VS FREE-AIR TEMPERATURE




### MINIMUM INPUT VOLTAGE FOR ACTIVE PASS ELEMENT

### FREE-AIR TEMPERATURE



### MINIMUM INPUT VOLTAGE FOR VALID POWER GOOD (PG)

#### vs FREE-AIR TEMPERATURE



### EN INPUT CURRENT

FREE-AIR TEMPERATURE

### 100 $V_I = V_{I(\overline{EN})} = 10 \text{ V}$ 90 80 I<sub>(EN)</sub> - Input Current - nA 70 60 50 40 30 20 10 0 -40 -20 20 40 60 80 100 120 140 T<sub>A</sub> - Free-Air Temperature - °C

Figure 31



### OUTPUT VOLTAGE RESPONSE FROM ENABLE (EN)




Figure 32

### POWER-GOOD (PG) VOLTAGE

### OUTPUT VOLTAGE





Figure 33



### TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

#### vs OUTPUT CURRENT



### TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

### vs ADDED CERAMIC CAPACITANCE




Figure 36

### TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

#### vs OUTPUT CURRENT




Figure 35

### TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

### vs ADDED CERAMIC CAPACITANCE




Figure 37

### TYPICAL REGIONS OF STABILITY<sup>†</sup> COMPENSATION SERIES RESISTANCE vs

### OUTPUT CURRENT




Figure 38

### TYPICAL REGIONS OF STABILITY<sup>†</sup> COMPENSATION SERIES RESISTANCE

### ADDED CERAMIC CAPACITANCE





Figure 40

†CSR values below 0.1  $\Omega$  are not recommended.

## TYPICAL REGIONS OF STABILITY<sup>†</sup> COMPENSATION SERIES RESISTANCE vs OUTPUT CURRENT



### TYPICAL REGIONS OF STABILITY† COMPENSATION SERIES RESISTANCE

### vs ADDED CERAMIC CAPACITANCE




Figure 41



### **TYPICAL CHARACTERISTICS**




Figure 42. Test Circuit for Typical Regions of Stability (Figures 34 through 41)

† Ceramic capacitor

### TPS7101Q, TPS7133Q, TPS7148Q, TPS7150Q TPS7101Y, TPS7133Y, TPS7148Y, TPS7150Y LOW-DROPOUT VOLTAGE REGULATORS

SLVS092G - NOVEMBER 1994 - REVISED JANUARY 2003

#### APPLICATION INFORMATION

The TPS71xx series of low-dropout (LDO) regulators is designed to overcome many of the shortcomings of earlier-generation LDOs, while adding features such as a power-saving shutdown mode and a power-good indicator. The TPS71xx family includes three fixed-output voltage regulators: the TPS7133 (3.3 V), the TPS7148 (4.85 V), and the TPS7150 (5 V). The family also offers an adjustable device, the TPS7101 (adjustable from 1.2 V to 9.75 V).

### device operation

The TPS71xx, unlike many other LDOs, features very low quiescent currents that remain virtually constant even with varying loads. Conventional LDO regulators use a pnp-pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). Close examination of the data sheets reveals that those devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves. The TPS71xx uses a PMOS transistor to pass current; because the gate of the PMOS element is voltage driven, operating currents are low and invariable over the full load range. The TPS71xx specifications reflect actual performance under load.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in  $I_B$  to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS71xx quiescent current remains low even when the regulator drops out, eliminating both problems.

Included in the TPS71xx family is a 4.85-V regulator, the TPS7148. Designed specifically for 5-V cellular systems, its 4.85-V output, regulated to within  $\pm$  2%, allows for operation within the low-end limit of 5-V systems specified to  $\pm$  5% tolerance; therefore, maximum regulated operating lifetime is obtained from a battery pack before the device drops out, adding crucial talk minutes between charges.

The TPS71xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2  $\mu$ A. If the shutdown feature is not used,  $\overline{\text{EN}}$  should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 120  $\mu$ s.

### minimum load requirements

The TPS71xx family is stable even at zero load; no minimum load is required for operation.

### **SENSE-pin connection**

The SENSE pin of fixed-output devices must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.

#### external capacitor requirements

An input capacitor is not required; however, a ceramic bypass capacitor (0.047 pF to 0.1  $\mu$ F) improves load transient response and noise rejection if the TPS71xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.




#### APPLICATION INFORMATION

### external capacitor requirements (continued)

As with most LDO regulators, the TPS71xx family requires an output capacitor for stability. A 10- $\mu$ F solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 43). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2  $\Omega$  over temperature. Where component height and/or mounting area is a problem, physically smaller, 10- $\mu$ F devices can be screened for ESR. Figures 34 through 41 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

In applications with little or no high-frequency bypass capacitance (<  $0.2~\mu$ F), the output capacitance can be reduced to 4.7  $\mu$ F, provided ESR is maintained between the values shown in figures 34 through 41. Because minimum capacitor ESR is seldom if ever specified, it may be necessary to add a 0.5- $\Omega$  to 1- $\Omega$  resistor in series with the capacitor and limit ESR to  $1.5~\Omega$  maximum.



† TPS7133, TPS7148, TPS7150 (fixed-voltage options)

Figure 43. Typical Application Circuit

### programming the TPS7101 adjustable LDO regulator

Programming the adjustable regulators is accomplished using an external resistor divider as shown in Figure 44. The equation governing the output voltage is:

$$V_{O} = V_{ref} \cdot \left(1 + \frac{R1}{R2}\right)$$

where


 $V_{ref}$  = reference voltage, 1.178 V typ

#### **APPLICATION INFORMATION**

### programming the TPS7101 adjustable LDO regulator (continued)

Resistors R1 and R2 should be chosen for approximately 7- $\mu$ A divider current. A recommended value for R2 is 169 k $\Omega$  with R1 adjusted for the desired output voltage. Smaller resistors can be used, but offer no inherent advantage and consume more power. Larger values of R1 and R2 should be avoided as leakage currents at FB introduce an error. Solving equation 1 for R1 yields a more useful equation for choosing the appropriate resistance:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \cdot R2$$



### OUTPUT VOLTAGE PROGRAMMING GUIDE

T KOGKAMMING GOIDE									
R1	R2	UNIT							
191	169	kΩ							
309	169	kΩ							
348	169	kΩ							
402	169	kΩ							
549	169	kΩ							
750	169	kΩ							
	R1 191 309 348 402 549	R1         R2           191         169           309         169           348         169           402         169           549         169							

Figure 44. TPS7101 Adjustable LDO Regulator Programming

#### power-good indicator

The TPS71xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or as a low-battery indicator. PG does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.

### regulator protection

The TPS71xx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS71xx also features internal current limiting and thermal protection. During normal operation, the TPS71xx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.



www.ti.com

11-Nov-2025

### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS7101QD	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7101Q
TPS7101QD.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7101Q
TPS7101QDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7101Q
TPS7101QDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7101Q
TPS7101QP	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7101QP
TPS7101QP.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7101QP
TPS7101QPWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7101
TPS7101QPWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PT7101
TPS7133QD	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7133Q
TPS7133QD.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7133Q
TPS7133QDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7133Q
TPS7133QDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7133Q
TPS7133QP	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7133QP
TPS7133QP.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7133QP
TPS7148QD	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7148Q
TPS7148QD.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7148Q
TPS7148QP	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7148QP
TPS7148QP.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7148QP
TPS7150QD	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7150Q
TPS7150QD.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7150Q
TPS7150QDG4	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7150Q
TPS7150QDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7150Q
TPS7150QDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7150Q
TPS7150QP	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7150QP
TPS7150QP.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	TPS7150QP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7101QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7101QPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS7133QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS7150QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 23-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7101QDR	SOIC	D	8	2500	353.0	353.0	32.0
TPS7101QPWR	TSSOP	PW	20	2000	353.0	353.0	32.0
TPS7133QDR	SOIC	D	8	2500	350.0	350.0	43.0
TPS7150QDR	SOIC	D	8	2500	350.0	350.0	43.0



www.ti.com 23-Jul-2025

### **TUBE**



\*All dimensions are nominal

Davida	Basiliana Nama	D	D:	000	1 ()	14/ ()	T ()	D (******)
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS7101QD	D	SOIC	8	75	506.6	8	3940	4.32
TPS7101QD.A	D	SOIC	8	75	506.6	8	3940	4.32
TPS7101QP	Р	PDIP	8	50	506	13.97	11230	4.32
TPS7101QP.A	Р	PDIP	8	50	506	13.97	11230	4.32
TPS7133QD	D	SOIC	8	75	505.46	6.76	3810	4
TPS7133QD.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS7133QP	Р	PDIP	8	50	506	13.97	11230	4.32
TPS7133QP.A	Р	PDIP	8	50	506	13.97	11230	4.32
TPS7148QD	D	SOIC	8	75	505.46	6.76	3810	4
TPS7148QD.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS7148QP	Р	PDIP	8	50	506	13.97	11230	4.32
TPS7148QP.A	Р	PDIP	8	50	506	13.97	11230	4.32
TPS7150QD	D	SOIC	8	75	505.46	6.76	3810	4
TPS7150QD.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS7150QDG4	D	SOIC	8	75	505.46	6.76	3810	4
TPS7150QP	Р	PDIP	8	50	506	13.97	11230	4.32
TPS7150QP.A	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025