FB □

PG □

EN □

3

GND □

D PACKAGE

(TOP VIEW)

8 b out

Ш IN

6 | □ IN

SLVS800-DECEMBER 2007

FEATURES


- Qualified for Automotive Applications
- 150-mA Low-Dropout (LDO) Voltage Regulator
- Dropout Voltage to 85 mV (Typ) at 150 mA (TPS76550)
- Ultra-Low 35-μA (Typ) Quiescent Current
- 3% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open-Drain Power Good Output
- Thermal Shutdown Protection


DESCRIPTION/ORDERING INFORMATION

This device is designed to have an ultra-low quiescent current and be stable with a $4.7-\mu F$ capacitor. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 85 mV at an output current of 150 mA for the TPS76550) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 35 μ A over the full range of output current, 0 mA to 150 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to less than 1 μ A (typ).

Power good (PG) is an active-high output, which can be used to implement a power-on reset or a low-battery indicator.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS800-DECEMBER 2007



The TPS765xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.-V, 3.3-V and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.25 V to 5.5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS765xx family is available in an 8-pin SOIC package.

ORDERING INFORMATION(1)

T _A	V _O (TYP)	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	Adjustable	SOIC - D	Reel of 2500	TPS76501QDRQ1	76501Q

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.






Figure 1. Typical Application Configuration for Fixed Output Options

FUNCTIONAL BLOCK DIAGRAM - ADJUSTABLE-VOLTAGE VERSION



SLVS800-DECEMBER 2007

FUNCTIONAL BLOCK DIAGRAM - FIXED-VOLTAGE VERSION



TERMINAL FUNCTIONS

TER	MINAL	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	1	I	Enable
FB	2	I	Feedback voltage
GND 3			Regulator ground
IN			Input voltage
OUT	6, 7	0	Regulated output voltage
PG	8	0	Power good output





ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

			VALUE
VI	Input voltage range		–0.3 V to 13.5 V
	Voltage range at EN		–0.3 V to 16.5 V
	Maximum PG voltage		16.5 V
Io	Peak output current		Internally limited
P _D	Continuous total power dissipation		See Dissipation Ratings
Vo	Output voltage (OUT, FB)		7 V
T _J	Operating virtual junction temperature range		-40°C to 125°C
T _{stg}	Storage temperature range		−65°C to 150°C
		Human-Body Model	2000 V
ESD	Electrostatic discharge rating	Machine Model	200 V
		Charged-Device Model	1500 V

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	AIR FLOW (CFM)	POWER RATING T _A < 25°C	DERATING FACTOR T _A ≥ 25°C	POWER RATING T _A = 70°C	POWER RATING T _A = 85°C
D	0	568 mW	5.68 mW/°C	312 mW	227 mW
D	250	904 mW	9.04 mW/°C	497 mW	361 mW

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
VI	Input voltage ⁽¹⁾	2.7	10	V
Vo	Output voltage	1.2	5.5	V
Io	Output current (2)	0	150	mA
T_{J}	Operating virtual junction temperature	-40	125	°C

⁽²⁾ All voltage values are with respect to network terminal ground.

To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$. Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

SLVS800-DECEMBER 2007

ELECTRICAL CHARACTERISTICS

 $V_I = V_{O(typ)} + 1$ V, $I_O = 10~\mu A,~\overline{EN} = 0$ V, $C_O = 4.7~\mu F$ (unless otherwise noted)

	PARAMETE	R	TEST CO	NDITIONS	TJ	MIN	TYP	MAX	UNIT
		TD070504		55V>V > 405V	25°C		Vo		
		TPS76501		5.5 V ≥ V _O ≥ 1.25 V	-40°C to 125°C	0.97V _O		1.03V _O	
		TD070545		0.7.1///0.1/	25°C		1.5		
		TPS76515		$2.7 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$	-40°C to 125°C	1.455		1.545	
		TD070540		0.0.1///0.1/	25°C		1.8		
		TPS76518		$2.8 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$	-40°C to 125°C	1.746		1.854	
	TDCZCEOE		25 // - 1/ - 10 //	25°C		2.5			
		TPS76525		$3.5 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$	-40°C to 125°C	2.425		2.575	
Outou	t voltage ⁽¹⁾	TPS76527	10 A to 150 m A load	3.7 V < V _{IN} < 10 V	25°C		2.7		V
Outpu	t voltage (*)	175/052/	10-μA to 150-mA load	$3.7 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$	-40°C to 125°C	2.619		2.781	V
		TD070500		2.0.1///0.1/	25°C		2.8		
		TPS76528		$3.8 \text{ V} < \text{V}_{IN} < 10 \text{ V}$	-40°C to 125°C	2.716		2.884	
		TPS76530		4.1/ . 1/ . 40.1/	25°C		3		
				4 V < V _{IN} < 10 V	-40°C to 125°C	2.910		3.090	
		TD070500		427/ -7/ -407/	25°C		3.3		
		TPS76533		$4.3 \text{ V} < \text{V}_{IN} < 10 \text{ V}$	-40°C to 125°C	3.201		3.399	
		TPS76550		0.1/ . 1/ . 10.1/	25°C		5		
		1P576550		6 V < V _{IN} < 10 V	-40°C to 125°C	4.850		5.150	
Quies	Quiescent current (GND		10 μA < I _O < 150 mA		25°C		35		^
curren	t) ⁽¹⁾		I _O = 150 mA	-40°C to 125°C			50	μΑ	
Outpu (ΔV _O /\	t voltage line reg √ _O)	ulation ⁽¹⁾⁽²⁾	V _O + 1 V < V _I ≤ 10 V	25°C		0.01		%/V	
Load r	regulation		$I_O = 10 \mu A$ to 150 mA	-40°C to 125°C		0.3		%	
Outpu	t noise voltage		BW = 300 Hz to 50 kHz,	$C_O = 4.7 \mu F$	25°C		200		μVrms
Outpu	t current limit		$V_O = 0 V$		-40°C to 125°C		8.0	1.2	Α
Therm tempe	nal shutdown jund rature	ction					150		°C
Stond	by ourront		<u>EN</u> _ // 2.7 // 4.10	V	25°C		1		
Stand	by current		$\overline{EN} = V_I, 2.7 \text{ V} < V_I < 10$	V	-40°C to 125°C			10	μΑ
FB inp	out current	TPS76501	FB = 1.5 V		-40°C to 125°C		2		nA
High-le	evel EN input vol	ltage			-40°C to 125°C	2			V
Low-le	evel EN input volt	tage			-40°C to 125°C			0.8	V
Power	r-supply ripple rej	jection ⁽¹⁾	$f = 1 \text{ kHz}, C_0 = 4.7 \mu\text{F}, I$	O = 10 mA	25°C		63		dB
Minimum input voltage for valid PG		I _{O(PG)} = 300 μA		-40°C to 125°C		1.1		V	
	Trip threshold voltage		V _O decreasing		-40°C to 125°C	92		98	%V _O
PG	Hysteresis volta	ige	Measured at V _O	-40°C to 125°C		0.5		%V _O	
	Output low volta	age	$V_I = 2.7 \text{ V}, I_{O(PG)} = 1 \text{ mA}$		-40°C to 125°C		0.15	0.4	V
	Leakage curren	t	V _(PG) = 5 V		–40°C to 125°C			1	μΑ
EN in	out current		<u>EN</u> = 0 V		-40°C to 125°C	-1	0	1	пΔ
-in iiik	out culterit		$\overline{EN} = V_I$	-40 C to 125 C	-1		1	μΑ	

(1) Minimum IN operating voltage is 2.7 V or
$$V_{O(typ)}$$
 + 1 V, whichever is greater. Maximum IN voltage 10 V.
(2) If $V_O \le 1.8$ V then $V_{I(min)} = 2.7$ V, $V_{I(max)} = 10$ V:
Line Regulation (mV) = $(\%/V) \times \frac{V_O(V_{I(max)} - 2.7 \text{ V})}{100} \times 1000$
If $V_O \ge 2.5$ V then $V_{I(min)} = V_O + 1$ V, $V_{I(max)} = 10$ V:

$$V_0$$
 ≥ 2.5 V then $V_{I(min)} = V_0 + 1$ V, $V_{I(max)} = 10$ V:
Line Regulation (mV) = $(\%/V) \times \frac{V_0(V_{I(max)} - (V_0 + 1 \ V))}{100} \times 1000$





ELECTRICAL CHARACTERISTICS (continued)

 $V_I = V_{O(typ)} + 1 \text{ V}, I_O = 10 \text{ }\mu\text{A}, \overline{EN} = 0 \text{ V}, C_O = 4.7 \text{ }\mu\text{F} \text{ (unless otherwise noted)}$

PARAMETE	ER	TEST CONDITIONS	TJ	MIN	TYP	MAX	UNIT	
	TDC70500		25°C					
	TPS76528		-40°C to 125°C			330		
	TPS76530		25°C		160			
Drangut valtage (3)			-40°C to 125°C			280	mV	
Dropout voltage ⁽³⁾		I _O = 150 mA	25°C		140			
			-40°C to 125°C			240		
	TDCZCEEO		25°C		85			
	TPS76550		-40°C to 125°C			150		

⁽³⁾ IN voltage equals V_{O(typ)} – 100 mV with output voltage set to 3.3 V nominal with external resistor divider. TPS76515, TPS76518, TPS76525, and TPS76527 dropout voltage limited by input voltage range limitations (i.e., TPS76530 input voltage must drop to 2.9 V for purpose of this test).

SLVS800-DECEMBER 2007

TYPICAL CHARACTERISTICS


Table of Graphs

		FIGURE
Output valtage	vs Load current	2, 3
Output voltage	vs Free-air temperature	4, 5
Ground current	vs Load current	6, 7
Ground current	vs Free-air temperature	8, 9
Power-supply ripple rejection	vs Frequency	10
Output spectral noise density	vs Frequency	11
Output impedance	vs Frequency	12
Dropout voltage	vs Free-air temperature	13, 14
Line transient response		15, 17
Load transient response		16, 18
Output voltage	vs Time	19
Dropout voltage	vs Input voltage	20
Equivalent series resistance (ESR) ⁽¹⁾	vs Output current	21 through 24
Equivalent series resistance (ESR) ⁽¹⁾	vs Added ceramic capacitance	25, 26


⁽¹⁾ Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O .









SLVS800-DECEMBER 2007




SLVS800-DECEMBER 2007












SLVS800-DECEMBER 2007








SLVS800-DECEMBER 2007



(1) Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O .





(1) Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to $C_{\rm O}$.




Figure 27. Test Circuit for Typical Regions of Stability (Figure 21 through Figure 24) (Fixed-Output Options)



SLVS800-DECEMBER 2007

APPLICATION INFORMATION

The TPS765xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3 V, 3.3 V, and 5 V), and an adjustable regulator, the TPS76501 (adjustable from 1.25 V to 5.5 V).

Device Operation

The TPS765xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS765xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS765xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS765xx also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 1 μ A (typ). If the shutdown feature is not used, $\overline{\text{EN}}$ should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 160 μ s.

Minimum Load Requirements

The TPS765xx is stable even at zero load; no minimum load is required for operation.

FB Pin Connection

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable voltage. The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 29. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

External Capacitor Requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047 μ F or larger) improves load transient response and noise rejection if the TPS765xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all LDO regulators, the TPS765xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 4.7 μ F and the ESR must be between 300 m Ω and 20 Ω . Capacitor values 4.7 μ F or larger are acceptable, provided the ESR is less than 20 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.






Figure 28. Typical Application Circuit (Fixed Versions)

Programming the TPS76501 Adjustable LDO Regulator

The output voltage of the TPS76501 adjustable regulator is programmed using an external resistor divider as shown in Figure 29. The output voltage is calculated using Equation 1:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where

 $V_{ref} = 1.224 \text{ V (typ)}$ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 7- μ A divider current. Lower-value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k Ω to set the divider current at 7 μ A and then calculate R1 using Equation 2:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	174	169	kΩ
3.3 V	287	169	kΩ
3.6 V	324	169	kΩ
4.0 V	383	169	kΩ
5.0 V	523	169	kΩ

Figure 29. TPS76501 Adjustable LDO Regulator Programming

SLVS800-DECEMBER 2007

Power-Good Indicator (PG)

The TPS765xx features a power-good output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator.

Regulator Protection

The TPS765xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS765xx also features internal current limiting and thermal protection. During normal operation, the TPS765xx limits output current to approximately 0.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typical), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typical), regulator operation resumes.

Power Dissipation and Junction Temperature

Specified regulator operation is assured to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where

T_{.lmax} is the maximum allowable junction temperature.

 $R_{\theta,JA}$ is the thermal resistance junction-to-ambient for the package.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

11-Nov-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS76501QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76501Q
TPS76501QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	76501Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76501QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Dec-2023



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	TPS76501QDRQ1	SOIC	D	8	2500	350.0	350.0	43.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025