











TPS7B4250-Q1

ZHCSBU7B - OCTOBER 2013-REVISED JULY 2015

# TPS7B4250-Q1 低压降电压跟踪 LDO

### 特性

- 适用于汽车电子 应用
- 符合 AEC-Q100 标准的下列结果
  - 器件温度等级 1:环境运行温度范围为 -40°C 至 125°C
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 3A
  - 器件带电器件模型 (CDM) ESD 分类等级 C6
- -20V 至 45V 宽范围、最大输入电压范围
- 输出电流,50mA
- 极低输出跟踪容限, 5mV(最大值)
- 当 I<sub>OUT</sub> = 10mA 时,低压降电压为 150mV
- 组合基准和使能输入
- 轻负载时,40µA 的低静态电流
- 极端、宽 ESD 范围。
  - 与 1 $\mu$ F 至 50 $\mu$ F 陶瓷输出电容器,1mΩ 至 20 $\Omega$ 等效串联电阻 (ESR) 一同使用时保持稳定
- 反极性保护
- 过热保护
- 对接地和电源的输出短路保护
- SOT-23 封装

### 2 应用

- 电路板外传感器电源
- 高精度电压跟踪

## 3 说明

TPS7B4250-Q1 器件是一款单片、集成型低压降跟踪 器。此器件采用 SOT-23 封装。TPS7B4250-Q1 器件 被设计用来为汽车环境中的电路板外传感器供电。此集 成电路 (IC) 具有针对过载、过热、反向极性和电池与 接地输出短路的集成保护功能。

调节输入引脚 ADJ 上施加的基准电压用于对高达 VIN = 45V 的电源电压进行稳压,负载电流高达 50mA。


通过将调节/使能输入引脚 (ADJ/EN) 置为低电 平, TPS7B4250-Q1 器件可切换至待机模式, 从而最 大限度地降低静态电流。


### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS7B4250-Q1	SOT-23 (5)	2.90mm x 1.60mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

### 输出等于基准电压







Ħ	录
ш	~1

1	特性1	7.4 Device Functional Modes	11
2	应用 1	8 Application and Implementation	12
3		8.1 Application Information	12
4	修订历史记录 2	8.2 Typical Application	12
5	Pin Configuration and Functions 4	9 Power Supply Recommendations	13
6	Specifications5	10 Layout1	14
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines	14
	6.2 ESD Ratings5	10.2 Layout Example	14
	6.3 Recommended Operating Conditions	10.3 Power Dissipation and Thermal Considerations	15
	6.4 Thermal Information5	11 器件和文档支持 1	
	6.5 Electrical Characteristics	11.1 文档支持	
	6.6 Typical Characteristics	11.2 社区资源	16
7	Detailed Description9	11.3 商标	16
	7.1 Overview 9	11.4 静电放电警告	16
	7.2 Functional Block Diagram 9	11.5 Glossary	
	7.3 Feature Description9	12 机械、封装和可订购信息	16

#### 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


# Changes from Revision A (November 2013) to Revision B **Page** 已添加 引脚配置和功能部分,ESD 额定值表,特性 描述部分,器件功能模式,应用和实施部分,电源相关建议部 分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分......1 Changed input voltage symbol from $V_{IN}$ to $V_{I}$ for the $\Delta V_{O(\Delta VI)}$ and $V_{dropout}$ parameters and the output voltage symbol Added the V<sub>ADJ</sub> condition statement to the *Input Voltage vs Output Voltage* graph and changed the y-axis from I<sub>O</sub> to V<sub>O</sub>...7 Changed the title of Figure 8 from Input Voltage vs Output Voltage to Reference Voltage vs Output Voltage, and



Changes from Original (October 2013) to Revision A	Page
● 已更改 CDM ESD 分类等级,通篇从 C3B 改为 C4	
• Changed V <sub>OUT</sub> min value from -0.3 to -1 in the Absolute Maximum Rai	tings table
<ul> <li>Added transient current flow to ESD rating in the Absolute Maximum R</li> </ul>	atings table
Changed HBM absolute maximum rating from 2 kV to 4 kV	
Deleted relevant ESR value from Recommended Operating Conditions	table
<ul> <li>Added grater-than-or-equal-to (≥) value to V<sub>ADJ/EN</sub> in condition statemer</li> </ul>	nt of the Electrical Characteristics table
• Added $V_{ADJ} = 1.5 \text{ V}$ to both test conditions for $V_{UVLO}$ parameter in the E	Electrical Characteristics table
<ul> <li>Changed max value for load regulation parameter from 3 to 4 in the Ele</li> </ul>	ectrical Characteristics table
Changed max value for the current consumption test condition where I <sub>C</sub> Characteristics table	
Added the Detailed Description section	
Added the TPS7B4250 block diagram	



# **5 Pin Configuration and Functions**



**Pin Functions** 

PIN		TVDE	DESCRIPTION		
NAME	NO.	TYPE	DESCRIPTION		
ADJ/EN	1	I	This pin connects to the reference voltage. A low signal disables the IC and a high signal enables the IC. Connected the voltage reference directly or with a voltage divider for lower output voltages. To compensate for line influences, TI recommends to place a capacitor close to the IC pins.		
GND	2	- G	Internally connected to pin 5		
GND	5	G	Internally connected to pin 2		
V <sub>IN</sub>	3	I	This pin is the IC supply. To compensate for line influences, TI recommends to place a capacitor close to the IC pins.		
V <sub>OUT</sub>	4	0	V <sub>OUT</sub> is an external capacitor that is required between V <sub>OUT</sub> and GND with respect to the capacitance and ESR requirements given in the <i>Recommended Operating Conditions</i> .		



### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Input voltage, unregulated input, V <sub>IN</sub> <sup>(2)(3)</sup>	-20	45	V
Output voltage, regulated output, V <sub>OUT</sub>	-1	22	V
Adjust input and enable input voltage, ADJ/EN <sup>(2)(3)</sup>	-0.3	22	V
ADJ Voltage minus input voltage (ADJ $-V_{IN}$ ), $V_{IN} > 0$ V		7	V
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	V	
	Charged-device model (CDM), per AEC Q100-011	±1000	V	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Unregulated input	4	40	V
V <sub>OUT</sub>	regulated output	1.5	18	V
ADJ/EN	Adjust input and enable input voltage	1.5	18	V
ADJ-V <sub>IN</sub>	ADJ voltage minus input voltage		5	V
C <sub>OUT</sub>	Output capacitor requirements (2)	1	50	μF
ESR <sub>COUT</sub>	Output ESR requirements	0.001	20	Ω
TJ	Operating junction temperature	-40	150	°C

<sup>(1)</sup> Within the functional range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 6.4 Thermal Information

		TPS7B4250-Q1	
	THERMAL METRIC <sup>(1)(2)</sup>	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	171.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	81.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	31.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	31.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to ground, GND.

<sup>(3)</sup> Absolute maximum voltage.

<sup>(2)</sup> The minimum output capacitance requirement is applicable for a worst-case capacitance tolerance of 30%.

<sup>(2)</sup> The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.



### 6.5 Electrical Characteristics


 $V_{I}$  = 13.5 V, 18 V  $\geq$  V<sub>AD.I/EN</sub>  $\geq$  1.5 V,  $T_{J}$  = -40°C to 150°C unless otherwise stated

V undervoltage detection						
	Ramp up $V_I$ until the output turns on, $V_{ADJ} = 1.5 \text{ V}$	3.65			V	
V <sub>IN</sub> undervoltage detection	Ramp down $V_I$ until the output turns off, $V_{ADJ} = 1.5 \text{ V}$			3	V	
	$I_O = 100~\mu A$ to 1 mA, $V_I = 4~V$ to 40 V, 1.5 V < $V_{ADJ} < V_I - 0.3~V$	-4		4		
Output-voltage tracking accuracy	$I_{O}$ = 1 mA to 50 mA, $V_{I}$ = 4 V to 40 V, 1.5 V < $V_{ADJ}$ < $V_{I}$ - 1.5 V	<b>-</b> 5		5	mV	
Load regulation steady-state	I <sub>O</sub> = 1 mA to 30 mA			4	mV	
Line regulation steady-state	I <sub>O</sub> = 10 mA, V <sub>I</sub> = 6 V to 40 V			3	mV	
Power-supply ripple rejection	Frequency = 100 Hz, $V_{rip}$ = 0.5 $V_{PP}$ , $I_{O}$ = 5 mA, $C_{O}$ = 2.2 $\mu$ F		60		dB	
Dropout voltage, $V_{dropout} = V_I - V_Q$	$I_{O} = 10 \text{ mA}, V_{I} \ge 4 \text{ V}^{(1)}$		150	265	.,	
	$I_{O} = 50 \text{ mA}, V_{I} \ge 4 \text{ V}^{(1)}$		550	1000	mV	
Output-current limitation	V <sub>O</sub> short to GND	100		500	mA	
Reverse current at V <sub>IN</sub>	V <sub>I</sub> = 0 V, V <sub>O</sub> = 20 V, V <sub>ADJ</sub> = 5 V	-5		0	μΑ	
Reverse current at negative input	$V_{I} = -20 \text{ V}, V_{O} = 0 \text{ V}, V_{ADJ} = 5 \text{ V}$	<b>-</b> 5		0		
voltage	V <sub>I</sub> = -20 V, V <sub>O</sub> = 20 V, V <sub>ADJ</sub> = 5 V	<b>-</b> 5		0	μA	
Thermal shutdown temperature	T <sub>J</sub> increasing because of power dissipation generated by the IC		175		°C	
	$V_{ADJ} < 0.8 \text{ V}, T_A \le 85^{\circ}C^{(2)}$		7.5	15		
Current consumption	V <sub>ADJ</sub> < 0.8 V, T <sub>A</sub> ≤ 125°C			20		
	I <sub>O</sub> = 0.5 mA, V <sub>ADJ</sub> = 5 V		40	90	μA	
	I <sub>O</sub> = 30 mA, V <sub>ADJ</sub> = 5 V		150	350		
Adjust-input and enable-input current	V <sub>ADJ</sub> = 5 V			1	μΑ	
Adjust and enable low signal valid	V <sub>O</sub> = 0 V			0.8	V	
Adjust and enable high signal valid	$ V_O - V_{ADJ}  < 5 \text{ mV}$	1.5		18	V	
	Line regulation steady-state  Power-supply ripple rejection  Dropout voltage, V <sub>dropout</sub> = V <sub>I</sub> – V <sub>Q</sub> Output-current limitation  Reverse current at V <sub>IN</sub> Reverse current at negative input voltage  Thermal shutdown temperature  Current consumption  Adjust-input and enable-input current  Adjust and enable low signal valid	Output-voltage tracking accuracy $ \begin{vmatrix} I_O = 100 \ \mu A \ to \ 1 \ mA, \ V_I = 4 \ V \ to \ 40 \ V, \ 1.5 \ V < V_{ADJ} < V_{I-0.3} \ V \\                                 $	Output-voltage tracking accuracy $ \begin{vmatrix} I_O = 100 \ \mu A \ to \ 1 \ mA, \ V_I = 4 \ V \ to \ 40 \ V, \ 1.5 \ V < V_{ADJ} < & -4 \ V_I - 0.3 \ V \end{vmatrix}                                 $	Output-voltage tracking accuracy		

<sup>(1)</sup> Measured when the output voltage  $V_{\rm Q}$  has dropped 10 mV from the typical value. (2) Ensured by design.




### 6.6 Typical Characteristics



### TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**






### 7 Detailed Description

#### 7.1 Overview

The TPS7B4250-Q1 device is a monolithic integrated low-dropout voltage tracker with ultra-low tracking tolerance. Several types of protection circuits are also integrated in the device such as output current limitation, reverse polarity protection, and thermal shutdown in case of over temperature.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

### 7.3.1 Regulated Output (V<sub>OUT</sub>)

 $V_{\text{OUT}}$  is the regulated output based on the reference voltage. The output has current limitation. During initial power up, the regulator has an incorporated soft start to control the initial current through the pass element.

#### 7.3.2 Undervoltage Shutdown

The device has an internally-fixed undervoltage shutdown threshold. Undervoltage shutdown activates when the input voltage on  $V_{\text{IN}}$  drops below UVLO. This activation ensures the regulator is not latched into an unknown state during low input supply voltage. If the input voltage has a negative transient that drops below the UVLO threshold and recovers, the regulator shuts down and powers up similar to a standard power-up sequence when the input voltage is above the required levels.



### **Feature Description (continued)**

#### 7.3.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 175°C which allows the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The internal protection circuitry of the TPS7B4250-Q1 device has been designed to protect against overload conditions. The circuitry was not intended to replace proper heat-sinking. Continuously running the TPS7B4250-Q1 device into thermal shutdown degrades device reliability.

### 7.3.4 V<sub>OUT</sub> Short to Battery

The TPS7B4250-Q1 device survives a short to battery when the output is shorted to the battery as shown in Figure 13. No damage occurs to the device. A short to the battery can also occur when the device is powered by an isolated supply at a lower voltage as shown in Figure 14. In this case the TPS7B4250-Q1 supply input voltage is set at 7 V when a short to battery (14 V typical) occurs on  $V_{OUT}$  which typically runs at 5 V. The continuous reverse current flows out through  $V_{IN}$  is less than 5  $\mu$ A.




Figure 13. Output-Voltage Short to Battery

Figure 14. Output Voltage Higher than Input

#### 7.3.5 Tracking Regulator with ENABLE Circuit

By pulling the reference voltage of the device below 0.8 V, the IC disables and enters a sleep state where the device draws 7.5  $\mu$ A (typical) from the power supply. In a real application, the reference voltage is generally sourced from another LDO voltage rail. A case where the device must be disabled without a shutdown of the reference voltage can occur. In such case, the device can be configured as shown in Figure 15. The TPS7A6650-Q1 device is a 150-mA LDO with ultra-low quiescent current that is used as a reference voltage to the TPS7B4250-Q1 device and also as a power supply to the ADC. In a configuration as shown in Figure 15, the status of the device is controlled by an MCU I/O.



#### **Feature Description (continued)**




Figure 15. Tracking LDO With Enable Circuit

### 7.4 Device Functional Modes

### 7.4.1 Operation With $V_1 < 4 V$

The device operates with input voltages above 4 V. The maximum UVLO voltage is 3 V and operates at input voltage above 4 V. The device can also operate at lower input voltages; no minimum UVLO voltage is specified. At input voltages below the actual UVLO voltage, the device does not operate.

### 7.4.2 Operation With ADJ/EN Control

The rising-edge threshold voltage of the ADJ/EN pin is 1.5 V (maximum). When the EN pin is held above that voltage and the input voltage is above the 4 V, the device becomes active. The enable falling edge is 0.8 V (minimum). When the EN pin is held below that voltage the device is disabled, the IC quiescent current is reduced in this state.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

Based on the end-application, different values of external components can be used. An application can require a larger output capacitor during fast load steps to prevent a reset from occurring. TI recommends a low ESR ceramic capacitor with a dielectric of type X5R or X7R for better load transient response.

### 8.2 Typical Application

Figure 16 show typical application circuit for the TPS7B4250-Q1 device.




Figure 16. Typical Application Schematic

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUES
Input voltage	4 to 40 V
ADJ reference voltage	1.5 to 18 V
Output voltage	1.5 to 18 V
Output current rating	50 mA
Output capacitor range	1 μF to 50 μF
Output capacitor ESR range	1 mΩ to 20 Ω



#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
- · Reference voltage
- Output voltage
- Output current rating
- Input capacitor
- · Output capacitor


#### 8.2.2.1 External Capacitors

An input capacitor, C<sub>1</sub>, is recommended to buffer line influences. Connect the capacitors close to the IC pins.

The output capacitor for the TPS7B4250-Q1 device is required for stability. Without the output capacitor, the regulator oscillates. The actual size and type of the output capacitor can vary based on the application load and temperature range. The effective series resistance (ESR) of the capacitor is also a factor in the IC stability. The worst case is determined at the minimum ambient temperature and maximum load expected. To ensure stability of TPS7B4250-Q1 device, the device requires an output capacitor between 1  $\mu$ F and 50  $\mu$ F with an ESR range between 0.001  $\Omega$  and 20  $\Omega$  that can cover most types of capacitor ESR variation under the recommend operating conditions. As a result, the output capacitor selection is flexible.

The capacitor must also be rated at all ambient temperature expected in the system. To maintain regulator stability down to -40°C, use a capacitor rated at that temperature.

### 8.2.3 Application Curves



### 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B4250-Q1 device, adding an electrolytic capacitor with a value of 10-µF and a ceramic bypass capacitor at the input is recommended.



### 10 Layout

#### 10.1 Layout Guidelines

#### 10.1.1 Package Mounting

Solder-pad footprint recommendations for the TPS7B4250-Q1 device are available in the 机械、封装和可订购信息 section and at www.ti.com.

#### 10.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends to design the board with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because of the negative impact on system performance. Vias and long traces can also cause instability.

If possible, and to ensure the maximum performance denoted in this product data sheet, use the same layout pattern used for TPS7B4250 evaluation board, available at www.ti.com.

### 10.2 Layout Example




Figure 19. TPS7B4250-Q1 Layout Example



### 10.3 Power Dissipation and Thermal Considerations

Device power dissipation is calculated with Equation 1.

$$P_D = I_O \times (V_I - V_O) + I_O \times V_I$$

where

- P<sub>D</sub> = continuous power dissipation
- I<sub>O</sub> = output current
- V<sub>I</sub> = input voltage
- V<sub>O</sub> = output voltage

As  $I_Q \ll I_O$ , the term  $I_Q \times V_I$  in Equation 1 can be ignored.

For a device under operation at a given ambient air temperature  $(T_A)$ , calculate the junction temperature  $(T_J)$  with Equation 2.

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where

• 
$$\theta_{JA}$$
 = junction-to-junction-ambient air thermal impedance (2)

A rise in junction temperature because of power dissipation can be calculated with Equation 3.

$$\Delta T = T_{J} - T_{A} = (\theta_{JA} \times P_{D})$$
(3)

For a given maximum junction temperature  $(T_{JM})$ , the maximum ambient air temperature  $(T_{AM})$  at which the device can operate can be calculated with Equation 4.

$$T_{AM} = T_{JM} - (\theta_{JA} \times P_D) \tag{4}$$



#### 11 器件和文档支持

#### 11.1 文档支持

#### 11.1.1 相关文档

相关文档请参见以下部分:

《TPS7B4250 评估模块》, SLVU975

#### 11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 14-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS7B4250QDBVRQ1	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	PA3Q
TPS7B4250QDBVRQ1.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	PA3Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020


### TAPE AND REEL INFORMATION





A0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B4250QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Apr-2020



#### \*All dimensions are nominal

Device		Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TF	S7B4250QDBVRQ1	SOT-23	DBV	5	3000	190.0	190.0	30.0	



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月