







**TPS92200** ZHCSLC6B - MAY 2020 - REVISED JANUARY 2022

# TPS92200 具有灵活调光选项的 4V 至 30V 输入电压、1.5A 输出电流、 同步降压 LED 驱动器

# 1 特性

- 4V 至 30V 宽输入范围
- 集成 150m Ω 和 90m Ω MOSFET, 持续输出电流为 1.5A
- 超低关断电流:1µA
- 从负载汲取的超低输出放电电流:1µA
- 1MHz 开关频率
- 超大占空比高达 99%
- 峰值电流模式,具有内部补偿
- 灵活的调光选项:
  - TPS92200D1: 具有数字输入的 PWM 调光和具 有模拟输入的模拟调光
  - TPS92200D2: 具有数字输入的模拟调光
  - 超低而准确的 FB 电压: 99mV ±3mV
- 全面保护特性:
  - LED 开路负载保护
  - LED+ 接地短路保护, 具有自动重试功能
  - LED+和 LED 短路保护,具有自动重试功能
  - 传感电阻器开路负载和接地短路保护,具有自动 重试功能
  - 具有自动重试功能的热关断保护
- SOT23 (6) 封装
- VQFN-HR (6) 封装

#### 2 应用

- 视频监控 IR/自光 LED 驱动器
- 面部识别 IR LED 驱动器
- · 舞台照明 LED 驱动器
- 一般工业和商业用照明
- 医疗 UV LED 驱动器
- AA 或锂离子电池充电器

#### 3 说明


TPS92200 器件是一款具有 30V 最大输入电压的 1.5A 同步降压 LED 驱动器。通过集成高侧和低侧 NMOS 开关, TPS92200 器件以超小的解决方案尺寸提供高功 率密度和高效率。TPS92200 器件使用峰值电流模式控 制和全面内部补偿在各种运行条件下提供高瞬态响应性 能。

TPS92200 器件支持灵活的调光方法。TPS92200D1 可实施 PWM 调光模式和模拟调光模式。在 PWM 调光 模式下, LED 根据 PWM 占空比周期性地打开和关 闭。该器件通过改变与 5% 至 100% 范围内的模拟输 入电压电平成比例的内部基准电压来实现模拟调光模 式。TPS92200D2 通过改变与 1% 至 100% 范围内的 PWM 信号输入占空比成比例的内部基准电压来实现更 深层模拟调光。

在安全和保护方面, TPS92200 器件可实现全面保护, 包括 LED 开路、LED+ 接地短路、LED 短路、检测电 阻开路和短路以及器件热保护。

#### 器件信息

器件型号	封装	封装尺寸(标称值)
TPS92200D1DDCR	SOT-23-THIN (6)	1.60mm × 2.90mm
TPS92200D2DDCR	SOT-23-THIN (6)	1.60mm × 2.90mm
TPS92200D1RXLR	VQFN-HR (6)	1.50mm × 2.00mm
TPS92200D2RXLR	VQFN-HR (6)	1.50mm x 2.00mm



简化版原理图



# **Table of Contents**

1 特性	1	7.3 Feature Description	11
,		7.4 Device Functional Modes	
- <i>—, -,</i> 3 说明		8 Application and Implementation	17
4 Revision History		8.1 Application Information	17
5 Pin Configuration and Functions		8.2 Typical Application	17
6 Specifications		9 Power Supply Recommendations	<mark>30</mark>
6.1 Absolute Maximum Ratings		10 Layout	30
6.2 ESD Ratings		10.1 Layout Guidelines	30
6.3 Recommended Operating Conditions		10.2 Layout Example	30
6.4 Thermal Information		11 Device and Documentation Support	32
6.5 Electrical Characteristics		11.1 接收文档更新通知	32
6.6 Timing Requirements		11.2 支持资源	32
Switching Characteristics		11.3 Trademarks	
6.7 Typical Characteristics		11.4 Electrostatic Discharge Caution	32
7 Detailed Description		11.5 术语表	
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	32
3			

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

在. 药制从平的菜的可能与当制从平的菜的不同	
Changes from Revision A (September 2021) to Revision B	(January 2022) Page
• 删除了 VQFN-HR 封装预发布说明	1
Updated ESD Ratings table with correct description for CD	M testing4
Changes from Revision * (May 2020) to Revision A (Septer	mber 2021) Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	1
• 添加了 VQFN-HR 封装信息	1
• 添加了 VQFN-HR 封装信息	1
Add VQFN-HR package information	3
Added VQFN-HR package information	

# **5 Pin Configuration and Functions**




图 5-1. DDC Package 6-Pin SOT-23-THIN Top View




图 5-2. RXL Package 6-Pin VQFN-HR Top View

表 5-1. Pin Functions

	PIN		<b>TYPE</b> (1)	DESCRIPTION	
NAME	DDC NO.	RXL NO.	IIIE, /	DESCRIPTION	
воот	6	1	0	A bootstrap capacitor is required between BOOT and SW.	
FB	1	6	I	LED current detection feedback	
GND	3	4	G	Power ground	
DIM	2	5	I	Dimming input. In PWM dimming mode, LED current is turned ON and OFF according to PWM duty cycle periodically (TPS92200D1). In analog dimming mode, the internal reference is proportional to the analog voltage on DIM pin (TPS92200D1) or the PWM duty input (TPS92200D2).	
SW	5	2	0	Switching node to external inductor	
VIN	4	3	Р	Input supply voltage	

(1) I = Input, O = Output, P = Supply, G = Ground

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	IN	- 0.3	32	V
Input voltage range, V <sub>I</sub>	DIM	- 0.3	7	V
	FB	- 0.3	7	V
Output voltage range, V <sub>O</sub>	BOOT-SW	- 0.3	7	V
	SW	- 0.3	32	V
	SW (20 ns transient)	- 5	32	V
Operating junction temperature, T <sub>J</sub>		- 40	150	°C
Storage temperature range, T <sub>stg</sub>		- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	•	

- (1) JEDEC document JEP155 states that 500-V HBM allows safemanufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safemanufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	IN	4	30	V
Input voltage range	DIM	- 0.1	6	V
	FB	- 0.1	6	V
Output voltage range	BOOT-SW	- 0.1	6	V
Output voltage range	SW	- 0.1	30	V
Operating Junction temperature, T <sub>J</sub>		- 40	125	°C

#### **6.4 Thermal Information**

		TPS92200	TPS92200	
THERMAL METRIC <sup>(1)</sup>		DDC (SOT23-6)	RXL (VQFN-HR-6)	UNIT
		6 PINS	6 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	123.4	136.1	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	60.5	95.3	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	41.4	49.3	°C/W
ψJT	Junction-to-top characterization parameter	12.3	4.6	°C/W
ψ ЈВ	Junction-to-board characterization parameter	40.9	48.1	°C/W

 For more information about traditional and new thermalmetrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS92200

### **6.5 Electrical Characteristics**

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it.  $T_J = -40$ °C to +125°C,  $V_{IN} = 4$  V to 30 V, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY						
V <sub>IN</sub>	Input voltage range		4		30	V
	V	Rising V <sub>IN</sub>	3.5	3.7	3.9	V
/ <sub>IN_UVLO</sub>	V <sub>IN</sub> undervoltage lockout	Falling V <sub>IN</sub>	3.3	3.5	3.7	V
	Hysteresis			0.2		V
I <sub>SD</sub>	Shut down current from V <sub>IN</sub>	V <sub>IN</sub> = 12 V, V <sub>DIM</sub> = 0 V		1	3	μΑ
I <sub>DISC</sub>	Discharge current from SW and BOOT	V <sub>IN</sub> floating, V <sub>DIM</sub> = 0 V		1	3	uA
I <sub>OP</sub>	Normal operating current	V <sub>DIM</sub> = 3.3 V		0.5	1	mA
DIMMING	'		<u> </u>			
V <sub>DIM_L</sub>	Low-level input voltage				0.3	V
V <sub>DIM_H</sub>	High-level input voltage		0.65			V
V <sub>ANA</sub>	Analog dimming range (TPS92200D1 only)		0.65		1.2	V
t <sub>DIM_ON1</sub>	DIM minimum on time to enable device (TPS92200D2 only)	V <sub>DIM</sub> = 3.3 V		190	300	nS
t <sub>DIM_ON2</sub>	DIM minimum on time when PWM dimming (TPS92200D2 only)	V <sub>DIM</sub> = 3.3 V			150	nS
t <sub>DIM_OFF</sub>	DIM minimum off time to disable device	V <sub>DIM</sub> = 0 V		36		mS
FEEDBACK ANI	D ERROR AMPLIFIER					
V <sub>FB_REF</sub>	FB pin reference voltage	V <sub>DIM</sub> = 3.3 V	96	99	102	mV
V <sub>FB_OVP</sub>	FB pin over voltage protection threshold	V <sub>DIM</sub> = 3.3 V		140		mV
V <sub>FB_DMAX</sub>	FB reference voltage when maximum dimming input (TPS92200D1 only)	V <sub>DIM</sub> = 1.2 V		99		mV
.,	FB reference voltage when minimum dimming input (TPS92200D1 only)	V <sub>DIM</sub> = 0.65 V		5		mV
V <sub>FB_DMIN</sub>	FB reference voltage when minimum dimming duty cycle (TPS92200D2 only)	DIM pin duty cycle <= 3%		1		mV
POWER STAGE					'	
R <sub>HS</sub>	High-side FET on resistance	$V_{IN} \geqslant 5 V$		150		mΩ
R <sub>LS</sub>	Low-side FET on resistance	$V_{IN} \geqslant 5 \text{ V}$		90		mΩ
CURRENT LIMIT	Г	1				
I <sub>LIM_HS</sub>	High-side current limit		2.9	3.3	4	Α
I <sub>LIM_LS_SOUR</sub>	Low-side sourcing current limit		2.4	3	3.6	Α
I <sub>LIM_LS_SINK</sub>	Low-side sinking current limit		1.4	1.8	2.4	Α
THERMAL PRO	TECTION		<u> </u>			
т	Thermal shutdown temperature			165		°C
T <sub>TSD</sub>	Hysteresis			15		°C



# **6.6 Timing Requirements**

			MIN	TYP	MAX	UNIT
Auto-Retry Timing	uto-Retry Timing					
t <sub>RETRY_ON</sub>	Auto-retry on-time			512		Cycles
t <sub>RETRY_OFF</sub>	Auto-retry off-time			60		ms
SOFT START						
t <sub>SS</sub>	Internal soft-start time			0.5		ms

# **Switching Characteristics**


 $T_J = -40$ °C to +125°C,  $V_{IN} = 4V$  to 30V, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>sw</sub>	Switching frequency		0.8	1	1.2	MHz
D <sub>MAX</sub>	Maximum duty cycle			99%		
t <sub>MIN_ON</sub>	Minimum on time			75	100	ns
t <sub>MIN_OFF</sub>	Minimum off time			65	90	ns
t <sub>MAX_ON</sub>	Maximum on time			6.6		us

Product Folder Links: TPS92200


# **6.7 Typical Characteristics**

V<sub>IN</sub> = 12 V, unless otherwise specified.



# 6.7 Typical Characteristics (continued)

V<sub>IN</sub> = 12 V, unless otherwise specified.




Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# **6.7 Typical Characteristics (continued)**

 $V_{IN}$  = 12 V, unless otherwise specified.



# 7 Detailed Description

#### 7.1 Overview


The TPS92200 device is a 1.5-A synchronous buck LED driver with 30-V maximum input voltage. By integrating the high-side and low-side NMOS switches, the TPS92200 device provides high power density with high efficiency in an ultra-small solution size.

The TPS92200 device is fully internally compensated without additional external components, which enables a simple design on a limited board space. The device uses peak current mode control to regulate the LED current with high accuracy. Switching frequency is internally set to 1 MHz, allowing the use of extremely small surfacemount inductors and chip capacitors.

The TPS92200 devices support flexible dimming methods. TPS92200D1 implement both PWM and analog dimming modes. In PWM dimming mode, the LED turns on and off according to PWM duty cycle periodically. The device's analog dimming mode is achieved by changing the internal reference voltage proportional to the voltage level of the analog input in 5% to 100% range. TPS92200D2 implement deeper analog dimming by changing the internal reference voltage proportional to the duty cycle of the PWM signal input in 1% to 100% range.

For safety and protection, the TPS92200 devices implement full protections include LED open, LED+ short-to-GND, LED short, sense resistor open and short, and device thermal protection. Hiccup mode is triggered at current limit or FB pin overvoltage scenario to avoid the device overheats.

#### 7.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 Peak-Current-Mode PWM Control

The TPS92200 device uses peak-current-mode control and full internal compensation to provide high transient response performance over a wide range of operating conditions. The switching frequency is internally set to 1 MHz when the minimum off time  $t_{MIN\_OFF}$  is not triggered, thus minimizing the external inductor and capacitor size.

During each switching cycle, when the high-side power switch is turned on, the load current is sensed through the external sense resistor,  $R_{SENSE}$ . The sensed voltage on the FB pin is compared with the internal voltage reference,  $V_{REF}$ , through the error amplifier. The output of the error amplifier,  $V_{COMP}$ , is compared with the real-time current,  $I_{HS\_SENSE}$ , going through the high-side power switch. Slope compensation circuitry is implemented in the device to prevent sub-harmonic oscillations as the duty cycle increases in peak-current-control mode. When the peak value of  $V_{HS\_SENSE}$  reaches  $V_{COMP}$  in the PWM comparator, the high-side power switch is turned off and the low-side NMOS is turned on at the same time. The low-side power switch stays turned on until the end of the PWM cycle. Thus, by regulating the real-time peak current in each switching cycle, the device controls the load current at the target value.




图 7-1. Error Amplifier and PWM Comparator

#### 7.3.2 Setting LED Current

The LED current is set by the external resistor between the LEDs cathode and GND. Because the FB pin voltage reference  $V_{FB\ REF}$  is fixed at 99 mV, the sensing resistor can be calculated using 方程式 1.

$$R_{SENSE} = \frac{V_{FB\_REF}}{I_{LED}} \tag{1}$$

#### 7.3.3 Internal Soft Start

The TPS92200 device implements the internal soft-start function. The  $V_{REF}$  ramps smoothly during the soft-start period. The internal soft-start period is set as  $t_{SS}$ , 0.5 ms typically.

#### 7.3.4 Input Undervoltage Lockout

The device implements internal Undervoltage Lockout (UVLO) circuitry on the IN pin. The device is disabled when the IN pin voltage falls below the internal IN UVLO threshold, 3.5-V typical. The internal IN UVLO threshold has a hysteresis of 0.2-V typical.

#### 7.3.5 Bootstrap Regulator

The TPS92200 integrates a bootstrap regulator inside, and requires an external capacitor between the BOOT and SW pins to provide the gate driver voltage for the high-side power switch. TI recommends a 0.1-µF ceramic capacitor with an X7R or X5R dielectric because of the stable characteristics over temperature and voltage.

#### 7.3.6 Maximum Duty Cycle

For a buck LED driver, the maximum duty cycle is limited by the minimum off time  $t_{MIN\_OFF}$  and switching frequency. To achieve the maximum brightness when the input voltage is close to output voltage, the TPS92200 device has a mechanism to decrease the switching frequency. This mechanism extends the on-time up to  $t_{MAX\_ON}$ , 6.6  $\mu$ s (typical). With this function, the TPS92200 device maximum duty cycle is able to go up to  $t_{MAX}$ , 99% (typical).

Copyright © 2022 Texas Instruments Incorporated

#### 7.3.7 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side NMOS and the low-side NMOS.

#### 7.3.7.1 High-Side MOSFET Overcurrent Protection

During each switching on cycle, the high-side sense voltage,  $V_{HS\_SENSE}$ , is compared with  $V_{COMP}$  to generate the PWM duty cycle. To prevent an overcurrent stress,  $V_{COMP}$  is internally clamped to set the high-side NMOS current limit as  $I_{LIM\_HS}$ . When the peak of  $I_{HS\_SENSE}$  exceeds  $I_{LIM\_HS}$ , the high-side MOSFET is turned off and the low-side MOSFET is turned on accordingly. An auto-retry mechanism is implemented for this case, if an output overcurrent condition occurs for more than auto-retry on time  $t_{RETRY\_ON}$ , which is programmed for 512 switching cycles, the device shuts down for an auto-retry off-time  $t_{RETRY\_OFF}$ , which is 60 ms typically.

#### 7.3.7.2 Low-Side MOSFET Sourcing Overcurrent Protection

During each switching off-cycle, the low-side MOSFET is turned on and the conduction current is monitored by the internal circuitry. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing-current limit,  $I_{LIM\_LS\_SOUR}$ . If the low-side sourcing-current limit is exceeded, the high-side MOSFET does not turn on and the low-side MOSFET stays on for the next clock cycle. The high-side MOSFET turns on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

#### 7.3.7.3 Low-Side MOSFET Sinking Overcurrent Protection

During each switching off-cycle, the device also monitors the sinking current of the low-side MOSFET by detecting the voltage across it and setting a sinking overcurrent limit, I<sub>LIM\_LS\_SINK</sub>, to protect the low-side power switch from overstress. When the peak of the sinking current reaches I<sub>LIM\_LS\_SINK</sub>, both the high-side MOSFET and low-side MOSFET are turned off. The high-side MOSFET turns on again when the low-side current is below the low side sinking current-limit at the start of a new cycle.

Product Folder Links: TPS92200

#### 7.3.8 Fault Protection

The device is protected from several kinds of fault conditions, such as LED open and short, sense resistor open and short, and thermal shutdown.

表 7-1. Protections

TYPE	CRITERION	BEHAVIOR
LED open load	V <sub>FB</sub> close to 0 mV	The device keeps maximum duty cycle turn-on.
LED+ and LED - short circuit	V <sub>FB</sub> > V <sub>FB_OVP</sub>	When $V_{FB} > V_{FB\_OVP}$ , the device keeps the minimum on-time, and starts the auto-retry timer. During the auto-retry mode, the device is protected by the overcurrent limits.
LED+ short-to-GND	High-side or low-side NMOS current limit triggered	When the high-side or low-side MOSFET current limit is triggered, the device starts the auto-retry timer.
Sense-resistor open load	V <sub>FB</sub> > V <sub>FB_OVP</sub>	When $V_{FB} > V_{FB\_OVP}$ , the device keeps the minimum on-time, and starts the auto-retry timer.
Sense-resistor short circuit to GND	High-side or low-side MOSFET current limit triggered	When the high-side or low-side MOSFET current limit is triggered, the device starts the auto-retry timer.
Thermal shutdown	T <sub>J</sub> > T <sub>TSD</sub>	Disable the device when T <sub>J</sub> >T <sub>TSD</sub> , re-activate the device when T <sub>J</sub> falls below the hysteresis level.

#### 7.3.8.1 LED Open-Load Protection

When LED load is open,  $V_{FB}$  voltage is low. The internal error amplifier output voltage,  $V_{COMP}$ , is driven high and clamped. The high-side MOSFET is forced to turn on with the maximum PWM duty cycle,  $D_{MAX}$ .

#### 7.3.8.2 LED+ and LED - Short Circuit Protection

When LED+ and LED – are shorted,  $V_{FB}$  is higher than internal reference voltage,  $V_{REF}$ , and internal error amplifier output voltage  $V_{COMP}$  is driven low and clamped. The high-side MOSFET is forced to turn on with the minimum on-time each cycle,  $t_{MIN\_ON}$ . In this case, if the output voltage is too low, the inductor current cannot balance in a cycle, causing current runaway. Finally, the inductor current is clamped by low-side MOSFET sourcing current limit  $I_{LIM\_LS\_SOUR}$  which is 3-A typical. If  $V_{FB}$  rises higher than  $V_{FB\_OVP}$ , the device starts the auto-retry timer. After the counter,  $t_{RETRY\_ON}$ , expires, the device shuts down and starts another counter,  $t_{RETRY\_OFF}$ . During the shutdown period, both high-side and low-side MOSFETs are turned off. After the hiccup timer expires, TPS92200 restarts again. The device repeats these behaviors until the failure condition is removed. During the auto-retry mode, the device is also protected by the overcurrent limits of both high-side power switch and low-side power switch.

#### 7.3.8.3 LED+ Short Circuit to GND Protection

When LED+ is shorted to GND,  $V_{FB}$  is low and  $V_{COMP}$  is driven high and clamped. The high-side MOSFET is forced to turn on with maximum PWM duty cycle, after either the high-side or low-side overcurrent limit is triggered, the device starts the auto-retry counter. When the counter  $t_{RETRY\_ON}$  expires, the device shuts down and starts another counter  $t_{RETRY\_OFF}$ . During the shutdown period, both high-side and low-side NMOSs are switched off. The device repeats these actions until the failure condition is removed.

### 7.3.8.4 Sense-Resistor Open-Load Protection

When the  $R_{SENSE}$  load is open,  $V_{FB}$  is higher than  $V_{REF}$ , and  $V_{COMP}$  is driven low and clamped. The high-side NMOS is forced to turn on with the minimum on-time each cycle,  $t_{MIN\_ON}$ . If  $V_{FB}$  rises higher than  $V_{FB\_OVP}$ , the device starts the auto-retry timer. After the counter  $t_{RETRY\_ON}$  expires, the device shuts down and starts another counter  $t_{RETRY\_OFF}$ . During the shutdown period, both high-side and low-side NMOSs are switched off. The device repeats these actions until the failure condition is removed. To prevent the FB pin from overvoltage damage during the  $t_{RETRY\_ON}$  period, the FB pin implements a comparator with a 1-V threshold. If  $V_{FB} > 1$  V, both high-side and low-side NMOSs are switched off immediately and the  $t_{RETRY\_OFF}$  counter starts.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 7.3.8.5 Sense Resistor Short Circuit-to-GND Protection

When  $R_{SENSE}$  is shorted to GND,  $V_{FB}$  is low and  $V_{COMP}$  is driven high and clamped. After the current reaches either the high-side overcurrent limit or low-side overcurrent limit, the device starts the auto-retry counter. After the  $t_{RETRY\_ON}$  counter expires, the device shuts down and starts another counter,  $t_{RETRY\_OFF}$ . During the shutdown period, both high-side and low-side NMOSs are switched off. The device repeats these actions until the failure condition is removed.

#### 7.3.8.6 Overvoltage Protection

When the FB pin, for some reason, has a voltage higher than 1-V applied, the device shuts down immediately. Both high-side and low-side MOSFETs are kept off, and the device starts the auto-retry counter,  $t_{RETRY\_OFF}$ . When the counter  $t_{RETRY\_OFF}$  expires, the device restarts again. If the failure still exists, TPS92200 repeats above hiccup shutdown and restart process.

#### 7.3.8.7 Thermal Shutdown

The TPS92200 device implements a thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 160°C (typical), the device shuts down immediately. The TPS92200 device releases thermal shutdown when the junction temperature of the device is reduced to 145°C (typical).

Product Folder Links: TPS92200

#### 7.4 Device Functional Modes

表 7-2. Functional Modes

Device Name	DIM Pin Constant High	DIM Pin Constant Low	Dimming Input Type	Dimming Output Type		
TPS92200D1		Device turned off	Digital signal  Amplitude: V <sub>H</sub> > 1.4 V and V <sub>L</sub> < 0.3 V  Frequency: 100 Hz - 2 kHz	PWM Dimming		
	Device full on		• Analog voltage • Amplitude: 0.65 V - 1.2 V	5% - 100% Analog Dimming		
TPS92200D2			Digital signal Frequency: 20 kHz - 200 kHz	1% - 100% Analog Dimming		

#### 7.4.1 Enable and Disable the Device

The DIM pin performs not only the dimming function, but also the enable-and-disable function. When the  $V_{IN}$  voltage is above the UVLO threshold, the TPS92200 device can be enabled by driving the DIM pin higher than the threshold voltage  $V_{DIM\_H}$  for a period longer than  $t_{DIM\_ON1}$ . To disable the device, the DIM pin must be kept lower than the threshold voltage  $V_{DIM\_L}$  for a period longer than  $t_{DIM\_OFF}$ . External pulldown is required to set the device as default-disabled, because the DIM pin is designed as a high-impedance input.

### 7.4.2 TPS92200D1 PWM Dimming

For the TPS92200D1 version, when applying a digital signal on the DIM pin, the device enters into PWM dimming mode. The amplitude of the digital signal must be higher than 1.4 V for high level and less than 0.3 V for low level, which is out of the analog dimming range (0.65 V - 1.2 V). TI recommends the frequency of the digital signal be from 100 Hz to 2 kHz to achieve good dimming accuracy. In PWM dimming mode, the output turns on and off simultaneously with the digital-input high and low pulses, respectively.




图 7-2. TPS92200D1 PWM Dimming

#### 7.4.3 TPS92200D1 Analog Dimming

For the TPS92200D1 version, when applying an analog voltage on the DIM pin and the amplitude is between 0.65 V and 1.2 V, the device enters into analog dimming mode, and the reference voltage  $V_{REF}$  is changed proportionally to the analog input level. When  $V_{DIM}$  = 0.65 V, the reference voltage is 5 mV. When  $V_{DIM}$  = 1.2 V, the reference voltage is 99 mV.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




图 7-3. TPS92200D1 Analog Dimming

#### 7.4.4 TPS92200D2 Analog Dimming

The TPS92200D2 version supports accurate analog dimming with a digital signal. When applying a digital signal on the DIM pin, the device enters into analog dimming mode, and the reference voltage  $V_{REF}$  is changed proportionally to the duty cycle of digital input. The frequency of the digital signal must be within the range of 20 kHz to 200 kHz.




图 7-4. TPS92200D2 Analog Dimming

# 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 8.1 Application Information

The TPS92200 device is typically used as a buck converter to drive one or more LEDs from a 4-V to 30-V input.

### 8.2 Typical Application

### 8.2.1 TPS92200D1 12-V Input, 1.5-A, 2-Piece IR LED Driver With Analog Dimming




图 8-1. 12-VIN, 1.5-A, 2-piece IR LED, Analog Dimming Reference Design

#### 8.2.1.1 Design Requirements

For this design example, use the parameters in the following table.

**PARAMETER VALUE** 12 V ±10% Input voltage range 1.75 V LED forward voltage  $3.6 \text{ V} (1.75 \times 2 + 0.1)$ Output voltage Maximum LED current 1.5 A Inductor current ripple 30% of maximum LED current LED current ripple 20 mA or less Input voltage ripple 200 mV or less Analog dimming with TPS92200D1: 0.65-V to 1.2-V analog input on Dimming type DIM pin

表 8-1. Design Parameters

# 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Inductor Selection

Use 方程式 2 to calculate the recommended value of the output inductor L.



$$L = \frac{V_{OUT} \times (V_{VIN(\max)} - V_{OUT})}{V_{VIN(\max)} \times K_{IND} \times I_{LED} \times f_{SW}}$$
(2)

where

- K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum LED current.
- I<sub>LFD</sub> is the maximum LED current.
- ullet  $V_{\text{OUT}}$  is the sum of the voltage across the LED load and the voltage across the sense resistor.

In general, the value of  $K_{IND}$  is suggested between 0.2 and 0.4. For the application that can tolerate higher LED current ripple or use larger output capacitors, one can choose 0.4 for  $K_{IND}$ , otherwise, smaller  $K_{IND}$  like 0.2 can be chosen to get smaller LED current ripple.

With the chosen inductor value, the user can calculate the actual inductor current ripple using 方程式 3.

$$I_{L(ripple)} = \frac{V_{OUT} \times (V_{VIN(\max)} - V_{OUT})}{V_{VIN(\max)} \times L \times f_{SW}}$$
(3)

For TPS92200, TI suggests that the inductor current ripple be larger than 300 mA to assure loop stability. If the calculated inductor current ripple is less than 300 mA, TI suggests a smaller inductor.

The inductor RMS current and saturation-current ratings must be greater than those seen in the application. These ratings ensure that the inductor does not overheat or saturate. During power up, transient conditions, or fault conditions, the inductor current can exceed its normal operating current. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the converter current limit. This action is not always possible due to application size limitations. The peak-inductor-current and RMS current equations are shown in 方程式 4 and 方程式 5.

$$I_{L(peak)} = I_{LED} + \frac{I_{L(ripple)}}{2}$$
(4)

$$I_{L(rms)} = \sqrt{I_{LED}^2 + \frac{I_{L(ripple)}^2}{12}}$$
 (5)

In this design,  $V_{IN(max)}$  = 13.2 V,  $V_{OUT}$  = 3.6 V,  $I_{LED}$  = 1.5 A, choose  $K_{IND}$  = 0.3, the calculated inductance is 5.8- $\mu$ H. A 4.7- $\mu$ H inductor is chosen. With this inductor, the ripple, peak, and RMS currents of the inductor are 0.56 A, 1.78 A and 1.51 A respectively. The chosen inductor has ample margin.

#### 8.2.1.2.2 Input Capacitor Selection

The device requires an input capacitor to reduce the surge current drawn from the input supply and the switching noise from the device. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 10-  $\mu$ F capacitor with an additional 0.1- $\mu$ F capacitor from VIN to GND to provide additional high-frequency filtering is enough. The input capacitor voltage rating must be greater than the maximum input voltage.

In this design, a 10-μF, 35-V X7R ceramic capacitor is chosen. This yields around 40-mV input ripple voltage.

#### 8.2.1.2.3 Output Capacitor Selection

The output capacitor reduces the high-frequency ripple current through the LED string. Various guidelines disclose how much high-frequency ripple current is acceptable in the LED string. Excessive ripple current in the LED string increases the RMS current in the LED string, and therefore the LED temperature also increases.

1. Calculate the total dynamic resistance of the LED string ( $R_{\text{LED}}$ ) using the LED manufacturer's data sheet.

- INSTRUMENTS www.ti.com.cn
- 2. Calculate the required impedance of the output capacitor (ZOUT) given the acceptable peak-to-peak ripple current through the LED string, I<sub>LED(ripple)</sub> × I<sub>L(ripple)</sub>, is the peak-to-peak inductor ripple current as calculated previously in inductor selection.
- 3. Calculate the minimum effective output capacitance required.
- 4. Increase the output capacitance appropriately due to the derating effect of applied dc voltage.

See 方程式 6, 方程式 7, and 方程式 8.

$$R_{LED} = \frac{\Delta V_F}{\Delta I_F} \times \# \ of \ LEDs \tag{6}$$

$$Z_{COUT} = \frac{(R_{LED} + R_{SENSE}) \times I_{LED(ripple)}}{I_{L(ripple)} - I_{LED(ripple)}}$$
(7)

$$C_{OUT} = \frac{1}{2\pi \times f_{SW} \times Z_{COUT}} \tag{8}$$

After the output capacitor is chosen, 方程式 9 can be used to estimate the peak-to-peak ripple current through the LED string.

$$I_{LED(ripple)} = \frac{Z_{COUT} \times I_{L(ripple)}}{Z_{COUT} + R_{LED} + R_{SENSE}}$$
(9)

OSRAM SFH4715A IR LED is used here. The dynamic resistance of this LED is 0.29 ohm at 1.5-A forward current. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. In this design, a 10-µF, 35-V X7R ceramic capacitor is chosen, the part number is GRM32ER7YA106KA12L. The calculated ripple current of the LED is about 23.8 mA.

#### 8.2.1.2.3.1 Sense Resistor Selection

The maximum LED current is 1.5 A at 100% PWM duty and the corresponding V<sub>REF</sub> is 99 mV. By using 方程式 1, calculate the needed sense resistance at 66 m  $\Omega$ . Pay close attention to the power consumption of the sense resistor in this design at 148.5 mW, and make sure the chosen resistor has enough margin in its power rating.

#### 8.2.1.2.3.1.1 Other External Components Selection


In this design, a 0.1-µF, 50-V X7R ceramic capacitor is chosen for C<sub>BOOT</sub>.


Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




#### 8.2.1.3 Application Curves






Black: Vout, Blue: SW, Green: LED Current, Orange: Inductor
Current




Black: Vout, Blue: SW, Green: LED Current, Orange: Inductor
Current

### 图 8-8. LED Open-Load Protection




Black: Vout, Blue: SW, Green: LED Current, Orange: Inductor
Current


图 8-9. LED+ Short-to-GND Protection



Black: Vout, Blue: SW, Green: LED Current, Orange: Inductor
Current

# 图 8-10. LED+ and LED - Short Circuit-





Black: Vout, Blue: SW, Green: LED Current, Orange: Inductor Current

图 8-12. Sense-Resistor Short-to-GND Protection

#### 8.2.2 TPS92200D1 24-V Input, 1-A, 6-Piece WLED Driver With PWM Dimming




图 8-13. 24-VIN, 1-A, 6-piece WLED, PWM Dimming Reference Design

#### 8.2.2.1 Design Requirements

For this design example, use the parameters in the following table.

**PARAMETER VALUE** 24 V ±10% Input voltage range LED forward voltage 3 V Output voltage 18.1 V (3 × 6 + 0.1) Maximum LED current 1 A Inductor current ripple 60% of maximum LED current LED current ripple 20 mA or less 200 mV or less Input voltage ripple PWM dimming with TPS92200D1: 500 Hz, 1% to 100% duty cycle Dimming type input on the DIM pin

表 8-2. Design Parameters

# 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 Inductor Selection

For this application, input voltage is 24-V rail with 10% variation, output is 6 white LEDs in series and the inductor current ripple requirement is less than 60% of maximum LED current. To choose a proper peak-to-peak inductor current ripple, the low-side FET sink current limit must not be violated when the converter works in noload condition. This action requires the half of peak-to-peak inductor current ripple to be lower than that limit. Another consideration is the increased core loss and copper loss in the inductor with this larger peak-to-peak

Product Folder Links: TPS92200

current ripple which is also acceptable. After this peak-to-peak inductor current ripple is chosen, use 方程式 10 to calculate the recommended value of the output inductor L.

$$L = \frac{V_{OUT} \times (V_{VIN(\max)} - V_{OUT})}{V_{VIN(\max)} \times K_{IND} \times I_{LED} \times f_{SW}}$$
(10)

#### where

- K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum LED current.
- I<sub>LED</sub> is the maximum LED current.
- V<sub>OUT</sub> is the sum of the voltage across LED load and the voltage across sense resistor.

With the chosen inductor value, the user can calculate the actual inductor-current ripple using 方程式 11.

$$I_{L(ripple)} = \frac{V_{OUT} \times (V_{VIN(\max)} - V_{OUT})}{V_{VIN(\max)} \times L \times f_{SW}}$$
(11)

In this design,  $V_{IN(max)}$  = 26.4 V,  $V_{OUT}$  = 18.1 V,  $I_{LED}$  = 1 A, choose  $K_{IND}$  = 0.6, the calculated inductance is 9.49  $\mu$ H. A 10- $\mu$ H inductor is chosen. With this inductor, the ripple, peak, and rms currents of the inductor are 0.57 A, 1.29 A, and 1.01 A, respectively.

#### 8.2.2.2.2 Input Capacitor Selection

In this design, a 10-µF, 35-V X7R ceramic capacitor, part number GRM32ER7YA106KA12L, from muRata is chosen. This ceramic capacitor yields around 30-mV input-ripple voltage.

#### 8.2.2.2.3 Output Capacitor Selection

The dynamic resistance of this Cree white LED is 0.67 ohm at 1-A forward current. In this design, choose a 10- $\mu$ F, 35-V X7R ceramic capacitor, part number GRM32ER7YA106KA12L. The calculated ripple current of LED is about 11.5mA.

#### 8.2.2.2.3.1 Sense Resistor Selection

The maximum LED current is 1 A, and the corresponding  $V_{REF}$  is 99 mV. Using 方程式 1, calculate the needed sense resistance at 99 m $\Omega$ . Pay close attention to the power consumption of the sense resistor in this design at 99 mW, and make sure the chosen resistor has enough margin in its power rating.


#### 8.2.2.2.3.1.1 Other External Components Selection

See the Other External Components Selection.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 8.2.2.3 Application Curves



Blue: SW, Red: Inductor Current, Green: LED Current Ripple (AC)

图 8-14. LED Current Ripple at 100% Duty Cycle and 500 Hz




图 8-16. LED Current Transient From 100% to 1% Duty Cycle at 500 Hz





图 8-18. Shutdown at 1% Duty Cycle and 500 Hz



Black: DIM, Blue: SW, Red: FB, Green: LED Current

图 8-15. LED Current Transient From 1% to 100% Duty Cycle at 500 Hz





图 8-17. Start-Up at 1% Duty Cycle and 500 Hz



Black: DIM, Blue: SW, Red: VOUT, Green: LED Current

图 8-19. Start-Up at 100% Duty Cycle and 500 Hz






图 8-20. Shutdown at 100% Duty Cycle and 500 Hz




Black: DIM, Blue: SW, Red: Inductor Current, Green: LED

图 8-21. LED PWM Dimming at 1% Duty Cycle and 200 Hz



Black: DIM, Blue: SW, Red: Inductor Current, Green: LED
Current



Black: DIM, Blue: SW, Red: Inductor Current, Green: LED Current

图 8-22. LED PWM Dimming at 50% Duty Cycle and 200 Hz





图 8-24. LED PWM Dimming at 50% Duty Cycle and 2 kHz

# 图 8-23. LED PWM Dimming at 99% Duty Cycle and 200 Hz



Black: DIM, Blue: SW, Red: Inductor Current, Green: LED Current

图 8-25. LED PWM Dimming at 99% Duty Cycle and 2 kHz

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

Current

#### 8.2.3 5-V Input, 1-A, 1-Piece IR LED Driver With TPS92200D2




图 8-26. 5-VIN, 1-A, 1-piece IR LED, Analog Dimming Reference Design

#### 8.2.3.1 Design Requirements

For this design example, use the parameters in the below table.

**PARAMETER VALUE** 5 V ±10% Input voltage range 1.75 V LED forward voltage 1.85 V (1.75 + 0.1) Output voltage Maximum LED current Inductor current ripple 60% of maximum LED current LED current ripple 20 mA or less 200 mV or less Input voltage ripple Analog dimming with TPS92200D2: 50 kHz, 1% to 100 % duty cycle Dimming type input on the DIM pin

表 8-3. Design Parameters

#### 8.2.3.2 Detailed Design Procedure

#### 8.2.3.2.1 Inductor Selection

For this application, input voltage is 5-V rail with 10% variation, output is a single IR LED, and the inductor current ripple requirement is less than 60% of maximum LED current.

Use 方程式 12 to calculate the minimum value of the output inductor ( $L_{MIN}$ ).

$$L = \frac{V_{OUT} \times (V_{VIN(\max)} - V_{OUT})}{V_{VIN(\max)} \times K_{IND} \times I_{LED} \times f_{SW}}$$
(12)

#### where

- K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum LED current
- I<sub>LED</sub> is the maximum LED current.
- V<sub>OUT</sub> is the sum of the voltage across LED load and the voltage across sense resistor.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

With the chosen inductor value, the user can calculate the actual inductor current ripple using 方程式 13.

$$I_{L(ripple)} = \frac{V_{OUT} \times (V_{VIN(\max)} - V_{OUT})}{V_{VIN(\max)} \times L \times f_{SW}}$$
(13)

In this design,  $V_{IN(max)}$  = 5.5 V,  $V_{OUT}$  = 1.85 V,  $I_{LED}$  = 1 A, choose  $K_{IND}$  = 0.6. The calculated inductance is 2.046  $\mu$ H. A 2.2- $\mu$ H inductor is chosen. With this inductor, the ripple, peak, and RMS currents of the inductor are 0.56 A, 1.28 A, and 1.01 A, respectively.

#### 8.2.3.2.2 Input Capacitor Selection

In this design, a  $10-\mu F$ , 35-V X7R ceramic capacitor, part number GRM32ER7YA106KA12L, from muRata is chosen. This ceramic capacitor yields around 30-mV input ripple voltage.

#### 8.2.3.2.3 Output Capacitor Selection

The dynamic resistance of this LED is 0.29 ohm at 1-A forward current. In this design, choose a 10-μF, 35-V X7R ceramic capacitor, part number GRM32ER7YA106KA12. The calculated ripple current of LED is about 21.9 mA.

#### 8.2.3.2.3.1 Sense Resistor Selection

The maximum LED current is 1 A, and the corresponding  $V_{REF}$  is 99 mV. Using 方程式 1, calculate the needed sense resistance at 99 m $\Omega$ . Pay close attention to the power consumption of the sense resistor in this design at 99 mW, and make sure the chosen resistor has enough margin in its power rating.

#### 8.2.3.2.3.1.1 Other External Components Selection


See the Other External Components Selection section.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



#### 8.2.3.3 Application Curves






Black: DIM, Blue: SW, Orange: Inductor Current, Green: LED

To the state of th


Black: DIM, Blue: SW, Orange: Inductor Current, Green: LED Current

# 图 8-33. LED Analog Dimming at 1% Duty Cycle and 20 kHz

图 8-34. LED Analog Dimming at 50% Duty Cycle d 20 kHz




Black: DIM, Blue: SW, Orange: Inductor Current, Green: LED
Current




Black: DIM, Blue: SW, Orange: Inductor Current, Green: LED
Current

# 图 8-35. LED Analog Dimming at 99% Duty Cycle and 20 kHz





Black: DIM, Blue: SW, Orange: Inductor Current, Green: LED



Black: DIM, Blue: SW, Orange: Inductor Current, Green: LED Current

图 8-37. LED Analog Dimming at 50% Duty Cycle and 200 kHz

图 8-38. LED Analog Dimming at 99% Duty Cycle and 200 kHz

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

# 9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4 V and 30 V. This input supply must be well regulated. The device requires an input capacitor to reduce the surge current drawn from the input supply and the switching noise from the device. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 10- $\mu$ F capacitor is enough.

#### 10 Layout

The TPS92200 device requires a proper layout for optimal performance. The following section gives some guidelines to ensure a proper layout.

#### 10.1 Layout Guidelines

An example of a proper layout for the TPS92200 device is shown in 🗵 10-1.

- Creating a large GND plane for good electrical and thermal performance is important.
- The IN and GND traces must be as wide as possible to reduce trace impedance. Wide traces have the additional advantage of providing excellent heat dissipation.
- Thermal vias can be used to connect the top-side GND plane to additional printed-circuit board (PCB) layers for heat dissipation and grounding.
- The input capacitors must be located as close as possible to the IN pin and the GND pin.
- · The SW trace must be kept as short as possible to reduce radiated noise and EMI.
- Do not allow switching current to flow under the device.
- The FB trace must be kept as short as possible and placed away from the high-voltage switching trace and the ground shield.
- In higher-current applications, routing the load current of the current-sense resistor to the junction of the input capacitor and GND node can be necessary.

### 10.2 Layout Example




图 10-1. DDC Package Layout Example






图 10-2. RXL Package Layout Example

# 11 Device and Documentation Support

# 11.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

# 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPS92200


32

RXL0006A

### **PACKAGE OUTLINE**

## VQFN-HR - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.






# **EXAMPLE BOARD LAYOUT**

# RXL0006A

# VQFN-HR - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **EXAMPLE STENCIL DESIGN**

# RXL0006A

# VQFN-HR - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 19-May-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS92200D1DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	1SZK	Samples
TPS92200D1RXLR	ACTIVE	VQFN-HR	RXL	6	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	1JQ	Samples
TPS92200D2DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	1T1K	Samples
TPS92200D2RXLR	ACTIVE	VQFN-HR	RXL	6	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	1JP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

www.ti.com 19-May-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-Oct-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92200D1DDCR	SOT-23- THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS92200D1RXLR	VQFN- HR	RXL	6	3000	180.0	8.4	1.75	2.25	1.0	4.0	8.0	Q1
TPS92200D2DDCR	SOT-23- THIN	DDC	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS92200D2RXLR	VQFN- HR	RXL	6	3000	180.0	8.4	1.75	2.25	1.0	4.0	8.0	Q1



www.ti.com 13-Oct-2023



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92200D1DDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TPS92200D1RXLR	VQFN-HR	RXL	6	3000	210.0	185.0	35.0
TPS92200D2DDCR	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
TPS92200D2RXLR	VQFN-HR	RXL	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  7. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司