

具有逻辑侧独立电源引脚的 RS-232 收发器

查询样片: [TRS3253E-EP](#)

特性


- 用于实现与逻辑侧电压低至 **1.8V** 的混合电压系统兼容的 **V_L** 引脚
- **RIN** 输入和 **DOUT** 输出上的增强型静电放电 (ESD) 保护
 - **±8kV IEC 61000-4-2** 空气间隙放电
 - **±8kV IEC 61000-4-2** 接触放电
 - **±15kV** 人体模型
- **300µA** 低电源电流
- 额定 **1000kbps** 数据速率
- 自动断电增强特性

应用范围

- 手持设备
- 掌上电脑 (**PDA**)
- 手机
- 电源供电类设备
- 数据线

支持国防、航空航天、和医疗应用

- 受控基线
- 同一组装和测试场所
- 同一制造场所
- 支持军用 (**-55°C** 至 **125°C**) 温度范围
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性



NC – No internal connection

说明

TRS3253E 是一款 3 驱动器和 5 接收器 RS-232 接口器件，此器件具有针对混合信号运行的独立电源引脚。使用 IEC 61000-4-2 空气间隙放电方法，IEC 61000-4-2 接触放电方法和人体模型分别保护全部的 RS-232 输入和输出不受 **±8kV**，**±8kV** 和 **±15kV** 电压的影响。

在由一个 3.3V 电源供电时，电荷泵只需 4 个小型 0.1µF 电容器即可运行。TRS3253E 在保持 RS-232 兼容输出电平的同时，运行数据速率可高达 **1000kbps**。

TRS3253E 具有一个独特的 **V_L** 引脚，此引脚可实现混合逻辑电压系统内的运行。可通过 **V_L** 引脚对驱动器输入 (DIN) 和接收器输出 (ROUT) 逻辑电平进行设定。这在与低压微控制器或通用异步收发器 (UART) 对接时免除了对于额外电压电平位移器的需要。TRS3253E 采用节省空间的四方扁平无引线 (QFN) 封装 (4mm × 4mm RSM)。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

说明 (继续)

自动断电增强功能可在 **FORCEON** 和 **FORCEOFF** 为高电平时被禁用。在自动断电增强功能被启用时，此器件在任一接收器或驱动器输入上被施加有效信号时被自动激活。如果任一接收器输入电压大于 2.7V 或小于 -2.7V，或者介于 -0.3V 至 0.3V 之间的时间少于 30μs，INVALID 为高电平（有效数据）。如果全部接收器输入电压在 -0.3V 至 0.3V 之间的时间超过 30μs，INVALID 为低电平（无效数据）。对于接收器输入电平，请参考 [Figure 6](#)。

ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-55°C to 125°C	QFN - RSM	TR3253EMRSMREP	RS53EP	V62/13621-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLES

Each Driver⁽¹⁾

INPUTS			TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION	OUTPUT DOUT	DRIVER STATUS
DIN	FORCEON	FORCEOFF			
X	X	L	X	Z	Powered off
L	H	H	X	H	Normal operation with auto-powerdown plus disabled
H	H	H	X	L	
L	L	H	<30 μs	H	Normal operation with auto-powerdown plus enabled
H	L	H	<30 μs	L	
L	L	H	>30 μs	Z	Powered off by auto-powerdown plus feature
H	L	H	>30 μs	Z	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Each Receiver⁽¹⁾


INPUTS			OUTPUTS	RECEIVER STATUS
RIN1–RIN5	FORCEOFF	TIME ELAPSED SINCE LAST RIN OR DIN TRANSITION		
X	L	X	Z	Powered off
L	H	<30 μs	H	Normal operation with auto-powerdown plus disabled/enabled
H	H	<30 μs	L	
Open	H	<30 μs	H	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION
NAME	RSM	
C1+, C2+	29, 1	Positive terminal of the voltage-doubler charge-pump capacitor
V+	30	5.5-V supply generated by the charge pump
C1-, C2-	31, 2	Negative terminal of the voltage-doubler charge-pump capacitor
INVALID	6	Invalid Output Pin
V-	3	-5.5-V supply generated by the charge pump
DIN1	4	
DIN2	5	
DIN3	7	Driver inputs
ROUT5 - ROUT1	10, 11, 12, 13, 14	Receiver outputs. Swing between 0 and V_L .
V_L	15	Logic-level supply. All CMOS inputs and outputs are referenced to this supply.
RIN5-RIN1	17, 18, 19, 20, 21	RS-232 receiver inputs
DOUT3	22	
DOUT2	23	
DOUT1	25	RS-232 driver outputs
GND	26	Ground
V_{CC}	27	3-V to 5.5-V supply voltage
FORCEOFF	28	Powerdown Control input (Refer to Truth Table)
FORCEON	9	Powerdown Control input (Refer to Truth Table)

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	V_{CC} to GND	-0.3	6	V
	V_L to GND	-0.3	$V_{CC} + 0.3$	V
	V_+ to GND	-0.3	7	V
	V_- to GND	0.3	-7	V
	$V_+ + V_- $ ⁽²⁾		13	V
V_I	Input voltage	DIN, <u>FORCEOFF</u> to GND, <u>FORCEON</u> to GND	-0.3	6
		RIN to GND		± 25
V_O	Output voltage	DOUT to GND		± 13.2
		ROUT	-0.3	$V_L + 0.3$
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_+ and V_- can have maximum magnitudes of 7 V, but their absolute difference cannot exceed 13 V.

THERMAL INFORMATION

THERMAL METRIC⁽¹⁾		TRS3253E-EP	UNITS
		RSM	
		32 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	37.2	$^{\circ}\text{C/W}$
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	30.1	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	7.8	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.4	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	7.6	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	2.4	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V_{CC}	Supply voltage		3	5.5	V
V_L	Supply voltage		1.65	V_{CC}	V
Input logic threshold low	DIN, <u>FORCEOFF</u> , FORCEON	$V_L = 3\text{ V or }5.5\text{ V}$	0.8	V	
		$V_L = 2.3\text{ V}$	0.6		
		$V_L = 1.65\text{ V}$	0.5		
Input logic threshold high	DIN, <u>FORCEOFF</u> , FORCEON	$V_L = 5.5\text{ V}$	2.4	V	
		$V_L = 3\text{ V}$	2.0		
		$V_L = 2.7\text{ V}$	1.4		
		$V_L = 1.95\text{ V}$	1.25		
Junction temperature			-55	125	°C
Receiver input voltage			-25	25	V

ELECTRICAL CHARACTERISTICS⁽¹⁾

over junction temperature range, $V_{CC} = V_L = 3\text{ V to }5.5\text{ V}$, $C1\text{--}C4 = 0.1\text{ }\mu\text{F}$ (tested at $3.3\text{ V} \pm 10\%$), $C1 = 0.047\text{ }\mu\text{F}$, $C2\text{--}C4 = 0.33\text{ }\mu\text{F}$ (tested at $5\text{ V} \pm 10\%$) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
I_I	Input leakage current	FORCEOFF, FORCEON		± 0.01	± 2.9	μA
I_{CC}	Supply current ($T_J = 25^\circ\text{C}$)	Auto-powerdown plus disabled	No load, <u>FORCEOFF</u> and FORCEON at V_{CC}	0.5	1.11	mA
		Powered off	No load, <u>FORCEOFF</u> at GND	1	10	μA
		Auto-powerdown plus enabled	No load, <u>FORCEOFF</u> at V_{CC} , FORCEON at GND, All RIN are open or grounded	1	10	

(1) Testing supply conditions are $C1\text{--}C4 = 0.1\text{ }\mu\text{F}$ at $V_{CC} = 3.3\text{ V} \pm 0.15\text{ V}$; $C1\text{--}C4 = 0.22\text{ }\mu\text{F}$ at $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$; and $C1 = 0.047\text{ }\mu\text{F}$ and $C2\text{--}C4 = 0.33\text{ }\mu\text{F}$ at $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$.

(2) All typical values are at $V_{CC} = 3.3\text{ V}$ or $V_{CC} = 5\text{ V}$, and $T_J = 25^\circ\text{C}$.

ESD PROTECTION

PARAMETER	TEST CONDITIONS	TYP	UNIT
RIN, DOUT	Human-Body Model	± 15	kV
	IEC 61000-4-2 Air-Gap Discharge	± 8	
	IEC 61000-4-2 Contact Discharge	± 8	

RECEIVER SECTION

Electrical Characteristics

over junction temperature range, $V_{CC} = V_L = 3$ V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
I_{off}	ROUT, receivers disabled			± 0.05	± 25	μ A
V_{OL}	$I_{OUT} = 1.6$ mA				0.4	V
V_{OH}	$I_{OUT} = -1$ mA		$V_L - 0.6$	$V_L - 0.1$		V
V_{IT-}	$T_J = 25^\circ\text{C}$	$V_L = 5$ V	0.8	1.2		V
		$V_L = 3.3$ V	0.6	1.5		
V_{IT+}	$T_J = 25^\circ\text{C}$	$V_L = 5$ V		1.8	2.4	V
		$V_L = 3.3$ V		1.5	2.4	
V_{hys}	Input hysteresis			0.5		V
Input resistance	$T_J = 25^\circ\text{C}$		3	5	7	k Ω

(1) Typical values are at $V_{CC} = V_L = 3.3$ V, $T_J = 25^\circ\text{C}$

Switching Characteristics

over junction temperature range, $V_{CC} = V_L = 3$ V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_J = T_{MIN}$ to T_{MAX} (unless otherwise noted)

PARAMETER	TEST CONDITIONS		TYP ⁽¹⁾	UNIT
t_{PHL}	Receiver propagation delay	Receiver input to receiver output, $C_L = 150$ pF	0.15	μ s
			0.15	
t_{PLH}				
$t_{PHL} - t_{PLH}$	Receiver skew		50	ns
t_{en}	Receiver output enable time	From $\overline{\text{FORCEOFF}}$	200	ns
t_{dis}	Receiver output disable time	From $\overline{\text{FORCEOFF}}$	200	ns

(1) Typical values are at $V_{CC} = V_L = 3.3$ V, $T_J = 25^\circ\text{C}$.

DRIVER SECTION

Electrical Characteristics

over junction temperature range, $V_{CC} = V_L = 3$ V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_J = T_{MIN}$ to T_{MAX} (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{OH} Output voltage swing	All driver outputs loaded with 3 k Ω to ground, $V_{CC} = 3.1$ V to 5.5V	± 5	± 5.4		V
r_o Output resistance	$V_{CC} = V_+ = V_- = 0$, Driver output = ± 2 V	300	10M		Ω
I_{OS} Output short-circuit current	$V_{T_OUT} = 0$			± 60	mA
I_{OZ} Output leakage current	$V_{T_OUT} = \pm 12$ V, $\overline{FORCEOFF} = GND$, $V_{CC} = 3$ V to 3.6 V			± 25	μ A
	$V_{T_OUT} = \pm 12$ V, $\overline{FORCEOFF} = GND$, $V_{CC} = 4.5$ V to 5.5 V				
Driver input hysteresis				0.5	V
Input leakage current	DIN, $\overline{FORCEOFF}$, $FORCEON$	± 0.01	± 2.9		μ A

(1) Typical values are at $V_{CC} = V_L = 3.3$ V, $T_J = 25^\circ$ C

Timing Requirements

over junction temperature range, $V_{CC} = V_L = 3$ V to 5.5 V, C1–C4 = 0.1 μ F (tested at 3.3 V \pm 10%), C1 = 0.047 μ F, C2–C4 = 0.33 μ F (tested at 5 V \pm 10%), $T_J = T_{MIN}$ to T_{MAX} (unless otherwise noted)

PARAMETER		MIN	TYP ⁽¹⁾	MAX	UNIT
Maximum data rate	$R_L = 3$ k Ω , $C_L = 200$ pF, One driver switching	1000			kbps
Time-to-exit powerdown	$ V_{T_OUT} > 3.7$ V		100		μ s
$ t_{PHL} - t_{PLH} $ Driver skew ⁽²⁾			100		ns
Transition-region slew rate	$V_{CC} = 3.3$ V, $T_J = 25^\circ$ C, $R_L = 3$ k Ω to 7 k Ω , Measured from 3 V to -3 V or -3 V to 3 V	$C_L = 150$ pF to 1000 pF	15	150	V/ μ s

(1) Typical values are at $V_{CC} = V_L = 3.3$ V, $T_J = 25^\circ$ C.

(2) Driver skew is measured at the driver zero crosspoint.

AUTO-POWERDOWN SECTION

Electrical Characteristics

over recommended ranges of supply voltage and junction temperature (unless otherwise noted) (see [Figure 7](#))


PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$V_{IT+}(\text{valid})$	Receiver input threshold for <u>INVALID</u> high-level output voltage FORCEON = GND, FORCEOFF = V_L		2.7	V
$V_{IT-}(\text{valid})$	Receiver input threshold for <u>INVALID</u> high-level output voltage FORCEON = GND, FORCEOFF = V_L		-2.7	V
$V_{T(\text{invalid})}$	Receiver input threshold for <u>INVALID</u> low-level output voltage FORCEON = GND, FORCEOFF = V_L	-0.3	0.3	V
V_{OH}	<u>INVALID</u> high-level output voltage $I_{OH} = 1 \text{ mA}$, FORCEON = GND, FORCEOFF = V_L	$V_L - 0.6$		V
V_{OL}	<u>INVALID</u> low-level output voltage $I_{OL} = 1.6 \text{ mA}$, FORCEON = GND, FORCEOFF = V_L		0.4	V

Switching Characteristics

over recommended ranges of supply voltage and junction temperature (unless otherwise noted) (see [Figure 7](#))

PARAMETER	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{valid}	Propagation delay time, low- to high-level output		0.1	μs
t_{invalid}	Propagation delay time, high- to low-level output		50	μs
t_{en}	Supply enable time		25	μs
t_{dis}	Receiver or driver edge to auto-powerdown plus		30	μs


(1) All typical values are at $V_{CC} = V_L = 3.3 \text{ V}$ and $T_J = 25^\circ\text{C}$.



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) Enhanced plastic product disclaimer applies.

Figure 1. TRS3253E-EP Operating Life Derating Chart

APPLICATION INFORMATION



† C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V _{CC}	C1	C2, C3, and C4
3.3 V \pm 0.3 V	0.1 μ F	0.1 μ F
5 V \pm 0.5 V	0.047 μ F	0.33 μ F
3 V to 5.5 V	0.1 μ F	0.47 μ F

Figure 2. Typical Operating Circuit and Capacitor Values

PARAMETER MEASUREMENT INFORMATION

- C_L includes probe and jig capacitance.
- The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.




Figure 3. Driver Slew Rate

- C_L includes probe and jig capacitance.
- The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.




Figure 4. Driver Pulse Skew

- C_L includes probe and jig capacitance.
- The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.




Figure 5. Receiver Propagation Delay Times

- C_L includes probe and jig capacitance.
- The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{en} .

PARAMETER MEASUREMENT INFORMATION (continued)






Figure 6. Receiver Enable and Disable Times

PARAMETER MEASUREMENT INFORMATION (continued)


[†] Auto-powerdown plus disables drivers and reduces supply current to 1 μA.

TEST CIRCUIT

NOTES: A. C_L includes probe and jig capacitance.
 B. The pulse generator has the following characteristics: PRR = 5 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.




Figure 7. INVALID Propagation-Delay Times and Supply-Enabling Time

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TRS3253EMRSMREP	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	RS53EP
TRS3253EMRSMREP.A	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	RS53EP
V62/13621-01XE	Active	Production	VQFN (RSM) 32	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-55 to 125	RS53EP

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TRS3253E-EP :

- Catalog : [TRS3253E](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

GENERIC PACKAGE VIEW


RSM 32

VQFN - 1 mm max height

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224982/A


PACKAGE OUTLINE

RSM0032B



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219108/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 33:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4219108/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月