











TS3DDR4000

ZHCSDL6C - NOVEMBER 2014 - REVISED MARCH 2019

TS3DDR4000 12 位 1:2 高速 DDR2/DDR3/DDR4 开关/多路复用器

1 特性

- 宽 V_{DD} 范围: 2.375V 至 3.6V
- 高帯宽: 5.6GHz(単端典型值); 6.0GHz(差分 典型值)
- 低开关导通电阻 (R_{ON}): 8Ω (典型值)
- 低位间偏差: 3ps(典型值); 所有通道的最大值 为 6ps
- 低串扰: 1067MHz 下的典型值为 -34dB
- 低工作电流: 40μA (典型值)
- 具有低功耗模式, 电流消耗极低: 2µA (典型值)
- I_{OFF}保护防止断电状态 (V_{CC} = 0V) 下的电流泄漏
- 支持 POD_12、SSTL_12、SSTL_15 和 SSTL_18 信令
- 静电放电 (ESD) 性能:
 - 3kV 人体放电模式(A114B, Ⅱ类)
 - 1kV 组件充电模式 (C101)
- 8mm x 3mm 48 焊球 0.65mm 间距 ZBA 封装

2 应用

- NVDIMM 模块
- 企业级数据系统和服务器
- 笔记本 / 台式机
- 通用 DDR3/DDR4 信号切换
- 通用高速信号切换

3 说明


TS3DDR4000 是一款 1:2 或 2:1 高速 DDR2/DDR3/DDR4 开关,可实现 12 位宽总线切换。该器件可针对所有位同时将 A 端口切换为 B 或 C 端口。TS3DDR4000 设计用于 DDR2、DDR3 和 DDR4存储器总线系统,并且采用一种专有架构,可提供高带宽(单端 5.6GHz 下的带宽为 -3dB)、低频下的低插入损耗以及超低传播延迟等诸多优势。TS3DDR4000兼容 1.8V 逻辑,并且所有开关均为双向开关,提高了设计灵活性。此外,TS3DDR4000还具有低功耗模式。在此模式下,所有通道均呈高阻态且器件功耗最低。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TS3DDR4000	NFBGA (48)	8.00mm x 3.00mm

(1) 如需了解所有可用封装,请见产品说明书末尾的可订购产品附录。

应用图






	目习	戍		
1	特性1		8.3 Feature Description	
2	应用 1		8.4 Device Functional Modes	12
3	说明 1	9	Application and Implementation	13
4	修订历史记录 2		9.1 Application Information	13
5	Pin Configuration and Functions		9.2 Typical Application	13
6	Specifications4	10	Power Supply Recommendations	14
•	6.1 Absolute Maximum Ratings	11	Layout	18
	6.2 ESD Ratings		11.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		11.2 Layout Example	16
	6.4 Thermal Information	12	器件和文档支持	17
	6.5 Static Electrical Characteristics 5		12.1 接收文档更新通知	17
	6.6 Dynamic Electrical Characteristics		12.2 社区资源	17
	6.7 Typical Characteristics 7		12.3 商标	
7	Parameter Measurement Information 9		12.4 静电放电警告	
8	Detailed Description 11		12.5 术语表	
-	8.1 Overview 11	13	机械、封装和可订购信息	17
	8.2 Functional Block Diagram			

4 修订历史记录

Changes from Revision B (May 2017) to Revision C	Page
Changed the Pin Configuration image	3
 Changed V_{IH} From: SEL1m and SEL2 To: SEL0 and SEL1 with a MIN value of 1 V in the Recomme Conditions 	. •
Changed SEL1 To: SEL0 and SLE2 To: SEL1 in 图 18	11
 Changed text 'Standard layout technique for 0.5 mm pitch BGA package" To: "Standard layout technique for 0.5 mm pitch BGA package" in the Layout Guidelines 	
Changes from Revision A (March 2015) to Revision B	Page
Changed V _{DD} Max value From: 5.5 V toTo: 4.8 V in the Absolute Maximum Ratings	4
Added the Note to the Application and Implementation section	13
Changes from Original (November 2014) to Revision A	Page
• 已将文档更新为完整版。	1



5 Pin Configuration and Functions



Pin Functions

	PINS	TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
VDD	C2, G2, K2	Power	Power supply		
GND	B2, D2, E2, F2, J2, L2	Ground	Ground		
A0-A11	A1-M1	I/O	Port A, signal 0-11		
B0-B11	A3-M3	I/O	Port B, signal 0-11		
C0-C11	A4-M4	I/O	Port C, signal 0-11		
SEL0	A2	I	Select control 0		
SEL1	M2	I	Select control 1		
EN	H2	I	Enable		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{DD}	Voltage range on V _{DD}	-0.3	4.8	V
V_{IN}	Control input voltage range: SEL0, SEL1, and /EN	-0.3	5.5	V
V _{I/O}	Analog voltage range: A0-A11, B0-B11, and C0-C11	-0.3	3.6	V
T _A	Operating ambient temperature range	-40	85	°C
T _{stg}	Storage temperature range	-65	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
(//cop)	Charge device model (CDM) ⁽¹⁾	±1000	V	
	discharge	Human body model (HBM) on all pins ⁽²⁾	±3000	V

⁽¹⁾ Tested in accordance with JEDEC Standard 22, Test Method C101

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Voltage range on V _{DD}	2.375	3.6	V
V _{I/O}	Analog voltage range: A0-A11, B0-B11, and C0-C11	0	3.3	V
.,	High-level control input voltage threshold (EN)	1.4	V _{DD}	V
V _{IH}	High-level control input voltage threshold (SEL0 and SEL1)	1	3.6	V
V _{IL}	Low-level control input voltage threshold (EN, SEL0 and SEL1)	0	0.5	V
T _A	Operating ambient temperature range	-40	85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TS3DDR4000	LIMIT
	I HERMAL METRIC	BGA (48)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.6	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	
ΨЈВ	Junction-to-board characterization parameter	54.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report .

⁽²⁾ Tested in accordance with JEDEC Standard 22, Test Method A114



6.5 Static Electrical Characteristics

Unless otherwise noted the specification applies over the V_{DD} range and operation junction temp of $-40^{\circ}C \le T_{J} \le 85^{\circ}C$. Typical values are for $V_{DD} = 3.3 \text{ V}$ and $T_{J} = 25^{\circ}C$.

	PARAMETER		TEST CONDITION	MIN	TYP	P MAX	UNIT
_	0	Port A to B	V _{DD} = 2.375 V, V _{I/O} = 1.2 V,	-	8.3	11.2	Ω
R _{ON}	On-state resistance	Port A to C I _{I/O} = 10 mA		_	8.3	11.2	Ω
R _{ON}	On-state resistance flatness for all	Port A to B	$V_{DD} = 2.375 \text{ V}, V_{I/O} = 1.2 \text{ V}, I_{I/O} = 10 \text{ mA}$		0.6	-	Ω
(FLAT)	I/Os	Port A to C	$V_{DD} = 2.375 \text{ V}, V_{I/O} = 1.2 \text{ V}, I_{I/O} = 10 \text{ mA}$	_	0.6	_	Ω
	On-state resistance match between	Port A to B	V 0.075 V V 4.0 V L 40 A	_	0.2	1.0	Ω
ΔR_{ON}	channels	Port A to C	$V_{DD} = 2.375 \text{ V}, V_{I/O} = 1.2 \text{ V}, I_{I/O} = 10 \text{ mA}$	_	0.2	1.0	Ω
		- FNI	V _{DD} = 3.6 V, V _{/EN} = 1.4 V	_	_	±1	μΑ
		EN	V _{DD} = 2.375 V, V _{/EN} = 3.3 V	_	_	±1	μΑ
	Control input high looks as assessed	0514	V _{DD} = 3.6 V, V _{SEL1} = 1.4 V	_	_	±1	μΑ
I _{IH}	Control input high leakage current	SEL1	V _{DD} = 2.375 V, V _{SEL1} = 3.3 V	_	_	±1	μA
		051.0	V _{DD} = 3.6 V, V _{SEL2} = 1.4 V	_	_	±1	μΑ
		SEL2	V _{DD} = 2.375 V, V _{SEL2} = 3.3 V	_	_	±1	μΑ
		EN	V _{DD} = 3.6 V, V _{/EN} = 0 V	_	_	±0.5	μΑ
I _{IL} C	Control input low leakage current	SEL1	V _{DD} = 3.6 V, V _{SEL1} = 0 V	_	_	±0.5	μΑ
		SEL2	V _{DD} = 3.6 V, V _{SEL2} = 0 V	_	_	±0.5	μΑ
		EN	$V_{DD} = 0 \text{ V}, V_{/EN} = 0 \text{ V}, V_{I/O} = 0 \text{ V} \text{ to } 3.3 \text{ V}$	_	_	±5	μΑ
			V_{DD} = 0 V, $V_{//EN}$ = 3.6 V, $V_{I/O}$ = 0 V to 3.3 V	_	-	±5	μA
	Leakage under power off condition for	SEL1	$V_{DD} = 0 \text{ V}, V_{SEL1} = 0 \text{ V}, V_{I/O} = 0 \text{ V to } 3.3 \text{ V}$	_	_	±5	μΑ
I _{OFF}	all I/Os	SELI	$V_{DD} = 0 \text{ V}, V_{SEL1} = 3.6 \text{ V}, V_{I/O} = 0 \text{ V to } 3.3 \text{ V}$	_	-	±5	μΑ
		SEL2	$V_{DD} = 0 \text{ V}, V_{SEL2} = 0 \text{ V}, V_{I/O} = 0 \text{ V} \text{ to } 3.3 \text{ V}$	_	-	±5	μΑ
		SELZ	$V_{DD} = 0 \text{ V}, V_{SEL2} = 3.6 \text{ V}, V_{I/O} = 0 \text{ V to } 3.3 \text{ V}$	_	-	±5	μA
			$V_{DD} = 3.6 \text{ V}, I_{I/O} = 0 \text{ A}, /EN = 0 \text{ V}, V_{SEL1} = V_{SEL2} = 0 \text{ V}$	-	28	35	μA
I _{DD}	V supply surrent		$V_{DD}=3.6~\text{V},~I_{\text{I/O}}=0~\text{A},~\text{/EN}=0~\text{V},~V_{\text{SEL1}}=V_{\text{SEL2}}\!\!=\!1.8~\text{V}$	-	40	48	μA
	V _{DD} supply current		$V_{DD} = 3.6 \text{ V}, \ I_{I/O} = 0 \text{ A}, \ /\text{EN} = 0 \text{ V}, \ V_{SEL1} = 0 \text{ V}, \ V_{SEL2} = 1.8 \text{ V}$	-	40	44	μA
			$V_{DD} = 3.6 \text{ V,I}_{I/O} = 0 \text{ A, /EN} = 0 \text{ V, V}_{SEL1} = 1.8 \text{ V, V}_{SEL2} = 0 \text{ V}$	-	40	44	μA
I _{DD, PD}	V _{DD} supply current in power-down mod	е	V _{DD} = 3.6 V, I _{I/O} = 0 A, /EN = 1.8 V	_	2	5	μA



6.6 Dynamic Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITION	MIN	IIN TYP MAX		UNIT
t	Switch turn-on time	EN to B	$\begin{split} &V_{DD} = 2.375 \text{ V, } R_L = 50 \Omega, V_{An} = 3.3 \text{ V, } V_{/EN} \\ &= 1.8 \text{ V} \!\!\rightarrow\! 0 \text{ V, } V_{SEL1} = V_{SEL2} = 0 \text{ V} \\ &(\text{See} \ \blacksquare \ 12) \end{split}$	_	65	140	μs
t _{ON}	Switch turn-on time	EN to C	$\begin{array}{l} V_{DD} = 2.375 \text{ V, } R_L = 50 \Omega, V_{An} = 3.3 \text{ V, } V_{/EN} \\ = 1.8 \text{ V} \!\!\to\! 0 \text{ V, } V_{SEL1} = V_{SEL2} = 1.8 \text{ V} \\ \text{(See 🖺 12)} \end{array}$	_	65	140	μs
t _{SWITCH}	Switching time between channels for all I/Os	SEL to B	$V_{DD}=2.375~V,~V_{/EN}=0~V,~R_{L}=50~\Omega,~V_{An}=3.3~V,$ (See \blacksquare 13)	_	65	_	ns
		SEL to C	$V_{DD}=2.375~V,~V_{/EN}=0~V,~R_{L}=50~\Omega,~V_{An}=3.3~V,$ (See \boxtimes 13)	_	50	_	ns
too	Propagation delay	Port A to B	V _{DD} = 2.375 V, (See 图 14)	-	85	-	ps
t _{PD}	FTOPAGATION delay	Port A to C	V _{DD} = 2.375 V, (See ₹ 14)	_	85	_	ps
4 (1)	Cingo anded alsow between abannals	B0 to B11 $V_{DD} = 2.375 \text{ V, from any output to ar}$		_	3	8	ps
t _{SKEW} ⁽¹⁾	Singe-ended skew between channels	C0 to C11	output		3	6	ps
C _{IN}	Control input capacitance EN $f = 1 \text{ MHz}, V_{IN} = 0 \text{ V}$		f = 1 MHz, V _{IN} = 0 V	_	6	_	pF
		SEL1	f = 1 MHz, V _{IN} = 0 V	_	6	_	pF
		SEL2	f = 1 MHz, V _{IN} = 0 V	_	6	_	pF
C _{OFF}	Switch off capacitance	Port A to B	f = 1067 MHz, V _{I/O} = 0 V, V _{SEL1} = V _{SEL2} = 1.8V	-	0.5	-	pF
		Port A to C	f = 1067 MHz, V _{I/O} = 0 V, V _{SEL1} = V _{SEL2} = 0 V	-	0.5	_	pF
C _{ON}	Switch on capacitance	Port A to B	$f = 1067 \text{ MHz}, V_{I/O} = 1.2 \text{ V}, V_{SEL1} = V_{SEL2} = 0 \text{ V}$	-	1.0	_	pF
		Port A to C	$f = 1067 \text{ MHz}, V_{I/O} = 1.2 \text{ V}, V_{SEL1} = V_{SEL2} = 1.8 \text{V}$	_	1.0	-	pF
X _{TALK}	Crosstalk between channels	B0 to B11	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 0$ V, $R_L = 50$ Ω	_	-34	-	dB
		C0 to C11	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 1.8 \text{ V}$, $R_L = 50 \Omega$	_	-31	_	dB
O _{ISO}	Off-isolation	Port A to B	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 1.8 \text{ V}$, $R_L = 50 \Omega$	_	-21	_	dB
		Port A to C	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 0 V$, $R_L = 50$ Ω	_	-21	_	dB
IL	Insertion loss (channel on)	Port A to B	$f = DC, R_L = 50 \Omega$	_	-0.75	-1	dB
		Port A to C	$f = DC$, $R_L = 50 \Omega$	_	-0.75	-1	dB
BW _{SE}	-3 dB bandwidth (Single-ended)	Port A to B	R. = 50 O	_	5.6	-	GHz
שליעSE	-5 db bandwidth (Single-ended)	Port A to C	Port A to C $R_L = 50 \Omega$		5.6	-	GI 1Z
D/W	-3 dB bandwidth (Differential)	Port A to B	P = 100 O	_	6	-	GHz
BW _{DIFF}	-3 GD Dandwidth (Dillerential)	Port A to C	$R_L = 100 \Omega$	_	6	_	GHZ

⁽¹⁾ Verified by design.




6.7 Typical Characteristics



TEXAS INSTRUMENTS

Typical Characteristics (接下页)






图 7. Off-Isolation vs Frequency for Port B




图 8. Off-Isolation vs Frequency for Port C





图 9. Eye Diagram (6 Gbps Data Rate): Through Path Without Device






图 11. Eye Diagram (6 Gbps Data Rate): Port A to Port C Through TS3DDR4000



7 Parameter Measurement Information




图 12. Switch Turn-on Time (t_{ON}) Measurement





图 14. Propagation Delay (tPD) Measurement

图 15. Crosstalk Measurement





10



8 Detailed Description

8.1 Overview

The TS3DDR4000 is 1:2 or 2:1 high speed DDR2/DDR3/DDR4 switch that offers 12-bit wide bus switching. The A port can be routed to the B or C port for all bits simultaneously. Designed for operation in DDR2, DDR3 and DDR4 memory bus systems that support POD_12, SSTL_12, SSTL_135, SSTL_15, or SSTL_18 signaling, the TS3DDR4000 uses a proprietary architecture that delivers high bandwidth (differential -3dB bandwidth of up to 6 GHz), and very low propagation delay and skew across all channels. The TS3DDR4000 is 1.8 V logic compatible, and all switches are bi-directional for added design flexibility. The TS3DDR4000 also offers a low-power mode, in which all channels become high-Z and the device operates with minimal power.

8.2 Functional Block Diagram

The following diagram (₹ 18) represents the switch function block diagram of the TS3DDR4000. Port A (A0-A11) can be routed to either port B (B0-B11) or port C (C0-C11) by configuring the SEL0 and SEL1 pins. The EN pin can be toggled high to put the device into the low-power mode with minimal power consumption.




图 18. TS3DDR4000 Switch Function Block Diagram



8.3 Feature Description

- I_{OFF} Protection: When no power is provided to the device (V_{CC} = 0 V), the TS3DDR4000 prevents any I/O signals from back-powering the device. The leakage current is tightly controlled under such condition (refer to the I_{OFF} in the *Specifications* section) so it does not cause any system issues.
- Low-power mode: The $\overline{\text{EN}}$ pin can be driven high to make the TS3DDR4000 enter the low-power mode. When in low power mode, all channels are isolated and the device consumes less than 5 µA of current.

8.4 Device Functional Modes

When $\overline{\text{EN}}$ pin is driven high, the TS3DDR4000 enters into the power-down mode, in which all channels are isolated and the device consumes less than 5 μA of current. When $\overline{\text{EN}}$ pin is driven low, the A port is routed to either B port or C port depending on the configuration of SEL0 and SEL1 signals. The B and C port can also be partially turned on when SEL0 and SEL1 are not both high or both low. Refer to 表 1 for the control logic details.

表 1. Logic Control Table

(CONTROL PINS		FUNCTION
EN	SEL0	SEL1	FUNCTION
Н	X	Х	Power –down mode. All channels off (isolated)
			Port A to port B ON
L	L	١	Port A to port C OFF (isolated)
	L		A [0,1,4,5,8,9] ↔ B [0,1,4,5,8,9]
L		Н	A [2,3,6,7,10,11] ↔ C [2,3,6,7,10,11]
			All other channels OFF (isolated)
			A [2,3,6,7,10,11] ↔ B [2,3,6,7,10,11]
L	Н	L	A [0,1,4,5,8,9] ↔ C [0,1,4,5,8,9]
			All other channels OFF (isolated)
	Н	Н	Port A to port B OFF (isolated)
L		п Н	Port A to port C ON



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3DDR4000 is a high-speed switch targeted for DDR memory applications that require 1:2 or 2:1 switching. The following sections describe two application scenarios that are widely used. In addition to memory applications, the TS3DDR4000 can also be used for generic high-speed switching that requires high bandwidth and minimal signal degradation.

9.2 Typical Application

9.2.1 Non-Volatile Dual In-line Memory Module (NVDIMM) application




图 19. TS3DDR4000 Used In NVDIMM Application

9.2.1.1 Design Requirements

The TS3DDR4000 can be used in the NVDIMM application to provide server systems reliable data backups when the system encounters power-failure conditions.

19 depicts a typical NVDIMM design utilizing the TS3DDR4000.

In normal system operation, the TS3DDR4000 routes the DDR signals between the system and the DRAM for normal data access. When the system encounters power failure, the charge stored in the battery or the super capacitor is used to power the NVDIMM controller, which configures the TS3DDR4000 to save the data from DRAM into the NAND Flash. The NAND Flash is non-volatile in nature, so the data stored internally stays intact even when the power goes away eventually. When the system power comes back on, the NVDIMM controller can re-route the data from the NAND Flash through the TS3DDR4000 back into the DRAM and can subsequently re-start the normal system operation.



Typical Application (接下页)

9.2.1.2 Detailed Design Procedure

The battery or the super capacitor needs to be designed to have enough capacity to maintain the power long enough for the backup procedure to be completed. At a backup speed of 128 MB/sec, it takes about 10 seconds per 1 GB to either backup or restore the data. Typically a super capacitor is preferred for its longer life of operation. The super capacitor is usually a separate module and is connected to the NVDIMM via a cable.

NVDIMMs require support from the system motherboard. When plugged in, the BIOS must recognize the NVDIMMs. Manufacturers who control the BIOS and MRC (memory reference code) can make the necessary code changes to implement NVDIMMs into their servers.

9.2.2 Load Isolation Application




图 20. TS3DDR4000 Used In Load Isolation Application

9.2.2.1 Design Requirements

In recent years, the size of Solid-State-Drives (SSDs) has increased rapidly, making it necessary to increase the number of flash memory devices in each drive. The flash memory devices sometimes share the same control and data channel to communicate with the controller. This causes increased loading to each communication channel as the number of flash memory devices increases. To meet the performance requirement of an SSD, the ability to isolate the loading becomes necessary.

9.2.2.2 Detailed Design Procedure

As depicted in \boxtimes 20, the TS3DDR4000 can be used for load isolation purpose. Flash memory bank #1 and #2 can share the same communication channel to the flash controller without increasing the loading to each other. While the TS3DDR4000 is enabled for one channel, the other channel is fully isolated. The off-isolation specification is about –21 dB at 1067 MHz, as described in the *Specifications* section.

10 Power Supply Recommendations

 V_{DD} should be in the range of 2.375 V to 3.6 V. A 0.1 μ F or higher decoupling capacitors placed as closed to the BGA pad as possible is recommended. There are no power sequence requirements for the TS3DDR4000.



11 Layout

11.1 Layout Guidelines

Standard layout technique for 0.65 mm pitch BGA package shall be employed. The following commonly-used printed-circuit-board (PCB) layout guidelines are recommended:

• Use Non-Solder-Mask-Defined (NSMD), rather than Solder-Mask-Defined (SMD) pads for the BGA solder balls to adhere if possible. For most applications, the NSMD pads provide more flexibility, fewer stress.




图 21. Solder-Mask-Defined (SMD) and Non-Solder-Mask-Defined (NSMD) Pads

- One trace can generally be routed between two solder pads of a 0.65 mm pitch BGA. This allows the outer two rows of solder pads to be routed on the same top/bottom layer. The TS3DDR4000 has 4 rows, and thus no VIAs is generally required to route all the inner balls out.
- · Generally high-speed signal layout guidelines:
 - To minimize the effects of crosstalk on adjacent traces, keep the traces at least two times the trace width apart.
 - Separate high-speed signals from low-speed signals and digital from analog signals.
 - Avoid right-angle bends in a trace and try to route them at least with two 45° corners.
 - The high-speed differential signal traces should be routed parallel to each other as much as possible. The traces are recommended to be symmetrical.
 - A solid ground plane should be placed next to the high-speed signal layer. This also provides an excellent low-inductance path for the return current flow.



11.2 Layout Example




图 22. TS3DDR4000 Layout Example



12 器件和文档支持

12.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此产品说明书书的浏览器版本,请查阅左侧的导航栏。

31-Oct-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TS3DDR4000ZBAR	Active	Production	NFBGA (ZBA) 48	3000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	DDR4000
TS3DDR4000ZBAR.A	Active	Production	NFBGA (ZBA) 48	3000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	DDR4000

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Mar-2024


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DDR4000ZBAR	NFBGA	ZBA	48	3000	330.0	16.4	3.4	8.4	1.3	8.0	16.0	Q1

www.ti.com 8-Mar-2024




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TS3DDR4000ZBAR	NFBGA	ZBA	48	3000	336.6	336.6	31.8	



BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.



BALL GRID ARRAY




NOTES: (continued)

5. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments Literature number SPRAA99 (www.ti.com/lit/spraa99).



BALL GRID ARRAY



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月