



www.ti.com.cn ZHCS156 – MARCH 2011


支持双通道 VGA 源极至汲极的 5 V、5 位视频交换开关 低导通电阻的 -2 V 下冲保护

特性

- 双向数据流,支持近零传播延迟
- 高带宽、380MHZ (典型值) RGB 开关
- 低导通阻抗 (ron) 特性 (ron = 3 Ω 典型值)
- 低输入/输出电容可最大限度地减少加载与信号失真(CIO(OFF) = 8pF 典型值)
- 数据与控制输出上的下冲钳位二极管
- 低功耗 (Icc = 3uA 最大值)
- Vcc 工作范围 4 V 至 5.5 V
- 数据 I/O 支持 0 至 5 V 信号级(0.8 V、1.2 V、1.5 V、1.8 V、2.5 V、3.3 V、4 V)
- 可在 I/O 上实施高达 5 V 的上拉电阻器
- loff 支持带电插入、局部关断模式以及后驱动保护
- 闭锁性能超过 100 mA,符合 JESD 78 Class II 标准
- ESD 性能等级超过 JESD 22 规范
 - 2000 V 人体模型 (A114-B、Class Ⅱ)
 - **200 V** 机器模型 (A115-A)
 - 1000 V 充电器件模型 (C101)

应用

- 数字及模拟信号接口
- 音频与视频信号接口
- 高速信号总线交换
- 总线隔离与交错
- 笔记本电脑图形控制



说明

TS5V522C 是高带宽模拟开关,可为 VGA 信号开关提供 2:2 双图形交叉解决方案。 该器件支持 2 个 VGA 信号源的开关,可在膝上型电脑中将信号指向两个目的位置中的一个。 TS5V522C 集成 5 个针对 RGB 信号的极高性能 380 Mhz(典型值)SPDT 开关、2 对适用于 HSYNC 与 VSYNC 线路的电平转换缓冲器以及集成型 ESD 保护。 5 个交叉开关均可通过 5 V 或 3.3 V TTL 控制信号控制。

TS5V522C 能够以更少的失真将 VGA 模拟信号带到目标位置。 DC 通道(SCA、SCL)可能需要 VGA 连接器上+5 Vopen 的漏级,而且可能还需要在目标端上提供上拉电容器。 TS5V522C 数据端上的有源下冲保护电路可感测下冲事件并确保在适当关闭状态下进行开关,从而可对低至 -2 V 的下冲事件提供保护。

要在上电或关断过程中确保高阻抗状态, \overline{OE} 必须通过上拉电阻器的 V_{CC} 进行控制,驱动器电流吸收性能可检测电阻器最小值。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

| T _A | PACKAGE ⁽²⁾ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|---------------|--------------------------|------------------|
| 40°C to 05°C | SSOP (QSOP) – DBQ | Tape and Reel | TS5V522CDBQR | TS5V522C |
| –40°C to 85°C | TSSOP – PW | Tape and Reel | TS5V522CPWR | TE522C |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Table 1. FUNCTION TABLE

| CON | TROL | INPUT/O | UTPUTS | FUNCTIONS | |
|-----|------|---------|--------|--|--|
| ŌĒ | SEL | 1 X | 2 X | | |
| L | L | ΑX | вх | 1X port = AX port 2x port = BX port | |
| L | Н | вх | ΑX | 1X port = BX port 2x port = AX port | |
| Н | Х | Z | Z | Disconnect | |

Table 2. PIN DESCRIPTION

| PIN NAME | DESCRIPTION |
|------------|-------------------|
| xR, xG, xB | Analog Video I/Os |
| xSCL, xSCA | Analog sync I/Os |
| ŌĒ | Enable pin |
| ĒN | Input select |

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




ZHCS156 - MARCH 2011 www.ti.com.cn

PARAMETER DEFINITIONS

| PARAMETER | DESCRIPTION |
|-------------------|---|
| r _{ON} | Resistance between the input and output ports with the switch in the ON-state |
| I _{OZ} | Output leakage current measured at the D and S ports with the switch in the OFF-state |
| Ios | Short circuit current measured at the I/O pins. |
| V_{IN} | Voltage at the IN pin |
| V_{EN} | Voltage at the EN pin |
| C _{IN} | Capacitance at the control inputs (EN, IN) |
| C _{OFF} | Capacitance at the analog I/O port when the switch is OFF |
| C _{ON} | Capacitance at the analog I/O port when the switch is ON |
| V_{IH} | Minimum input voltage for logic high for the control inputs (EN, IN) |
| V_{IL} | Minimum input voltage for logic low for the control inputs (EN, IN) |
| V _H | Hysteresis voltage at the control inputs (EN, IN) |
| V _{IK} | I/O and control inputs diode clamp voltage (EN, IN) |
| VI | Voltage applied to the I/O pins when I/O is the switch input. |
| Vo | Voltage applied to the I/O pins when I/O is the switch output. |
| I _{IH} | Input high leakage current of the control inputs (EN, IN) |
| I _{IL} | Input low leakage current of the control inputs (EN, IN) |
| I _I | Current into the I/O pins when I/O is the switch input. |
| I _O | Current into the I/O pins when I/O is the switch output. |
| I _{off} | Output leakage current measured at the I/O ports with V _{CC} = 0 |
| t _{ON} | Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned ON. |
| t _{OFF} | Propagation delay measured between 50% of the digital input to 90% of the analog output when switch is turned OFF. |
| BW | Frequency response of the switch in the ON-state measured at –3 dB |
| X _{TALK} | Unwanted signal coupled from channel to channel. Measured in –dB. X _{TALK} = 20 LOG V _{OUT} /V _{IN} . This is a non-adjacent crosstalk. |
| O_{IRR} | Off-isolation is the resistance (measured in -dB) between the input and output with the switch OFF. |
| D_G | Magnitude variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard the frequency of the video signal is 3.58 MHz and DC offset is from 0 to 0.714 V. |
| D_P | Phase variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard the frequency of the video signal is 3.58 MHz and DC offset is from 0 to 0.714 V. |
| I _{cc} | Static power supply current |
| I _{CCD} | Variation of I _{CC} for a change in frequency in the control inputs (EN, IN) |
| ΔI_{CC} | This is the increase in supply current for each control input that is at the specified voltage level, rather than V_{CC} or GND. |











Figure 1. Typical Design Examples for Dual VGA Source Signal Exchange



Design Notes:

- DDC (SCL,SDA) is open drain I²C Bus type and need pull up resistors.
 N-Channel FET Switch allow to pull up desired Vcc Level not exceeding the Vcc of FET Switch
- 2. VGA (H.Sync, V.Sync) are TTL/CMOS Type from the source of V ideo and it may required pull up to achieve as high as 5V Signal level to meet VGA Specifications too.

Figure 2. Typical Design Example for Level Shifting with N-Channel FET Switch



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

| | | | | MIN | MAX | UNIT |
|-------------------|---|-------------------|------|------|------|------|
| V_{CC} | Supply voltage range | | | -0.5 | 7 | V |
| V_{IN} | Control input voltage range ⁽²⁾⁽³⁾ | | -0.5 | 7 | V | |
| V _{I/O} | Output voltage range (2)(3)(4) | | | -0.5 | 7 | V |
| I _{IK} | Control input clamp current | V _{IN} s |) | | -50 | mA |
| I _{I/OK} | I/O port clamp current | V _{I/O} | 0 | | -50 | mA |
| I _{I/O} | ON-state switch current ⁽⁵⁾ | | | | ±128 | mA |
| | Continuous current through V _{C0} | c or GND | | | ±100 | mΑ |
| T _{stg} | Storage temperature range | | | -65 | 150 | °C |

- (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2) All input and output negative voltages are with respect to ground unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for V_{I/O}.
- I_I and I_O are used to denote specific conditions of I_{I/O}.

THERMAL IMPEDANCE RATINGS

over operating free-air temperature range (unless otherwise noted)

| | | | | UNIT |
|---------------|------------------------------|----------------------------|-----|--------|
| 0 | Dealisms the small increases | DBQ package ⁽¹⁾ | 90 | °C /// |
| θ_{JA} | Package thermal impedance | PW package ⁽¹⁾ | 108 | °C/W |

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS(1)

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---------------------|---|-----|----------|------|
| V _{CC} | Supply voltage | 4 | 5.5 | V |
| V_{IH} | High-level control input voltage (EN, IN) | 2 | 5.5 | V |
| V_{IL} | Low-level control input voltage (EN, IN) | 0 | 0.8 | V |
| V _{ANALOG} | Analog input/output voltage | 0 | V_{CC} | V |
| T _A | Operating free-air temperature | -40 | 85 | V |

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implication of slow or Floating CMOS Inputs, literature number SCBA004.

STRUMENTS



ELECTRICAL CHARACTERISTICS(1)

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | | TEST CONDITIONS | | | TYP ⁽²⁾ | MAX | UNIT |
|--------------------------------|--------|---|---|---|---|--------------------|------|--------|
| V_{IK} | EN, IN | $V_{CC} = 4.5 \text{ V},$ | $I_{IN} = -18 \text{ mA}$ | | | | -1.8 | V |
| V_{H} | EN, IN | | | | | | 400 | mV |
| I _{IH} | EN, IN | $V_{CC} = 5.5 V$, | V_{IN} and $V_{EN} = V_{CC}$ | | | | ±1 | μΑ |
| I _{IL} | EN, IN | $V_{CC} = 5.5 V,$ | V_{IN} and $V_{EN} = GND$ | | | | ±1 | μΑ |
| I _{OZ} ⁽³⁾ | | $V_{CC} = 5.5 V,$ | $V_O = 0$ to 5.5 V, $V_I = 0$, | Switch OFF | | | ±10 | μΑ |
| I _{OS} | | V _{CC} = 5.5 V, | $V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$ | Switch ON | | | ±110 | mA |
| I _{off} | | $V_{CC} = 0 V$, | $V_0 = 0 \text{ to } 5.5 \text{ V},$ | V _I = 0 | | | ±1 | μΑ |
| I _{CC} | | $V_{CC} = 5.5 V$, | $I_{I/O} = 0,$ | Switch ON or OFF | | | 3 | μΑ |
| ΔI_{CC} | ĒN, IN | $V_{CC} = 5.5 V,$ | One input at 3.4 V, | Other Inputs at V_{CC} or GND | | | 2.5 | mA |
| I _{CCD} | | $V_{CC} = 5.5 \text{ V},$ $V_{EN} = \text{GND},$ | I/O ports are open, | V _{IN} switching 50% duty cycle | | | 0.25 | mA/MHz |
| C _{in} | EN, IN | V_{IN} or $V_{EN} = 0 V$, | f = 1 MHz | | | 35 | | pF |
| C _{OFF} | D port | port $V_{I/O} = 3 \text{ V or } 0 \text{ V}$, Switch OFF, $V_{IN} = V_{CC} \text{ or GND}$ | | $V_{IN} = V_{CC}$ or GND | | 8.5 | | ~F |
| | S port | | Switch ON, | | | 5.5 | | pF |
| C _{ON} | | $V_I = 0 V$, | f = 1MHz, output open, | Switch ON | | 16.5 | | pF |
| r _{ON} ⁽⁴⁾ | | V _{CC} = 4.5 V, | $V_1 = 1 V_1$, $I_0 = 13 \text{ mA}, R_L = 75\Omega$ | | 3 | 7 | Ω | |
| | | | V _I = 2 V, | $I_{O} = 26 \text{ mA}, R_{L} = 75\Omega$ | | 3 | 10 | 77 |

SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted), see Figure 10

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | TYP MAX | UNIT |
|------------------|-----------------|----------------|-----|---------|------|
| ton | S | D | 1 | 6.6 | ns |
| t _{OFF} | S | D | 1 | 6.0 | ns |

DYNAMIC CHARACTERISTICS

over recommended operating free-air temperature range, VCC = 5 V ±10%(unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN TYP ⁽¹⁾ MAX | UNIT |
|-------------------|---|----------------------------|------|
| D_G | R_L = 150 Ω , f = 3.58 MHz, see Figure 11 | 0.37 | % |
| D_P | R_L = 150 Ω , f = 3.58 MHz, see Figure 11 | 0.0330 | Deg |
| B_W | $R_L = 150 \Omega$, see Figure 12 | 380 | MHz |
| X _{TALK} | R_{IN} = 10 $\Omega,~R_{\text{L}}$ = 150 $\Omega,~f$ = 10 MHz, see Figure 12 | -83 | dB |
| O _{IRR} | $R_L = 150 \Omega$, f = 10 MHz, see Figure 12 | -44 | dB |

⁽¹⁾ All typical values are at $V_{CC} = 5V$ (unless otherwise noted). TA = 25°C.

V_I, V_O, I_I, and I_O refer to the I.O pins.
 All typical values are at V_{CC} = 5 V (unless otherwise noted). T_A = 25°C
 For I/O ports, the parameter I_{OZ} includes the input leakage current.
 Measured by the voltage drop between the D and S terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (S or D) terminals.



over recommended operating free-air temperature range, VCC = 5 V ±10%(unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN TYP ⁽¹⁾ MAX | UNIT |
|-------------------|---|----------------------------|------|
| D_G | $R_L = 75 \Omega$, f = 3.58 MHz, see Figure 11 | 0.37 | % |
| D_P | $R_L = 75 \Omega$, f = 3.58 MHz, see Figure 11 | 0.0330 | Deg |
| B _W | $R_L = 75 \Omega$, see Figure 12 | 330 | MHz |
| X _{TALK} | R_{IN} = 10 Ω , R_L = 150 Ω , f = 10 MHz, see Figure 12 | -83 | dB |
| O _{IRR} | $R_L = 75 \Omega$, $f = 10 MHz$, see Figure 12 | -44 | dB |




Figure 3. Frequency Response




Figure 5. Off Isolation vs Frequency

Figure 4. Non-adjacent Crosstalk vs Frequency




Figure 6. Differential Phase/Gain vs Vbias





Table 3. UNDERSHOOT CHARACTERISTICS (see Figure 7 and Figure 8)





Figure 7. Device Test Setup

Figure 8. Transient Input Voltage (VI) and Output Voltage (VOUTU) Waveforms (Switch OFF)

Figure 9. PARAMETER MEASUREMENT INFORMATION



| TEST | VCC | R _L | CL | V _{S1} | V _{S2} |
|------|-------------|----------------|-------|-----------------|-----------------|
| ton | 5 V ± 0.5 V | 75 Ω | 20 pF | GND | 3 V |
| | 5 V ± 0.5 V | 75 Ω | 20 pF | 3 V | GND |
| tOFF | 5 V ± 0.5 V | 75 Ω | 20 pF | GND | 3 V |
| | 5 V ± 0.5 V | 75 Ω | 20 pF | 3 V | GND |





Figure 10. Test Circuit and Voltage Waveforms





For additional information, refer to the TI application report, *Measuring Differential Gain and Phase*, literature number SLOA040.

Figure 11. Test Circuit for Differential Gain/Phase Measurement

The differential gain and phase is measured at the output of the ON channel. For example, when $V_{IN} = 0$, $V_{EN} = 0$, and D_A is the input, the output is measured at S_{1A} .

HP8753ES Setup

Average = 20

RBW = 300 Hz

Smoothing = 2%

 $V_{BIAS} = 0$ to 1 V

ST = 1.381 s.

P1 = -7 dBM

CW frequency = 3.58 MHz






Figure 12. Test Circuit for Frequency Response, Crosstalk, and OFF-Isolation

The frequency response is measured at the output of the ON channel. For example, when $V_{IN}=0$, $V_{EN}=0$, and D_A is the input, the output is measured at S_{1A} . All unused analog I/O ports are held at V_{CC} or GND.

The crosstalk is measured at the output of the non-adjacent ON channel. For example, when $V_{IN}=0$, $V_{EN}=0$, and D_A is the input, the output is measured at S_{1B} . All unused analog I/O ports are held at V_{CC} or GND.

The off-isolation is measured at the output of the OFF channel. For example, when $V_{IN}=0$, $V_{EN}=V_{CC}$, and D_A is the input, the output is measured at S_{1A} . All unused analog I/O ports are held at V_{CC} or GND.

HP8753ES Setup

Average = 4

RBW = 3 kHz

Smoothing = 0%

 $V_{BIAS} = 0.35 V$

ST = 2 s

P1 = 0 dBM

重要声明

德州仪器 (TI) 及其下属子公司有权在不事先通知的情况下,随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。 客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。 所有产品的 销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。 仅在 TI 保修的范围内,且 TI 认为有必要时才会使用测试或其它质 量控制技术。除非政府做出了硬性规定,否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。 客户应对其使用 TI 组件的产品和应用自行负责。 为尽量减小与客户产品和应用相关 的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。 TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。 使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许

对于 TI 的数据手册或数据表,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。 在复制 信息的过程中对内容的篡改属于非法的、欺诈性商业行为。 TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示授权,且这是非法的、 欺诈性商业行为。 TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息:

产品

放大器 http://www.ti.com.cn/amplifiers 数据转换器 http://www.ti.com.cn/dataconverters

DSP http://www.ti.com.cn/dsp 接口 http://www.ti.com.cn/interface 逻辑 http://www.ti.com.cn/logic

http://www.ti.com.cn/power http://www.ti.com.cn/microcontrollers 微控制器

应用

电源管理

音频 http://www.ti.com.cn/audio 汽车 http://www.ti.com.cn/automotive 宽带 http://www.ti.com.cn/broadband 数字控制 http://www.ti.com.cn/control

光纤网络 http://www.ti.com.cn/opticalnetwork

安全 http://www.ti.com.cn/security http://www.ti.com.cn/telecom 电话 视频与成像 http://www.ti.com.cn/video 无线 http://www.ti.com.cn/wireless

> 邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2006, Texas Instruments Incorporated

11-Nov-2025 www.ti.com

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | | | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|---------------|---------------------|-----------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| TS5V522CDBQR | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TS5V522C |
| TS5V522CDBQR.B | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | TS5V522C |
| TS5V522CPWR | Active | Production | TSSOP (PW) 24 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TE522C |
| TS5V522CPWR.B | Active | Production | TSSOP (PW) 24 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TE522C |

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TS5V522CDBQR | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TS5V522CPWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TS5V522CDBQR | SSOP | DBQ | 24 | 2500 | 353.0 | 353.0 | 32.0 |
| TS5V522CPWR | TSSOP | PW | 24 | 2000 | 353.0 | 353.0 | 32.0 |

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月