











TUSB501-Q1

ZHCSFA8-MAY 2016

TUSB501-Q1 具有均衡功能的 USB 3.0 单通道转接驱动器

特性

- 符合汽车级 Q100 标准
- 强大的低功耗架构(典型值):
 - 工作时的功耗为 126mW
 - 在 U2/U3 模式下为 20mW
 - 无连接时为 4mW
- 自动低频率周期信号 (LFPS) 去加重 (DE) 控制
- 出色的抖动与损耗补偿
 - 32 英寸的 FR4 4 毫英寸带状线
 - 长度 3m 的 30 美制电线标准 (AWG) 电缆
- 集成型终端
- 小型 2mm × 2mm 四方扁平无引线 (QFN) 封装
- 可选接收器均衡、发射器去加重和输出摆动
- 支持热插拔
- 静电放电 (ESD) 保护 ±5kV 人体放电模式 (HBM) 和 1500V 带电器件模型 (CDM)

2 应用

- 手机
- 计算机
- 扩展坞
- 电视
- 通电的线缆
- 背板

3 说明

TUSB501-Q1 是第 3 代 3.3V USB 3.0 单通道转接驱 动器。当 5Gbps 超高速 USB 信号在印刷电路板 (PCB) 或电缆上传输时,其完整性会在通道损耗和码 间串扰的影响下有所降低。TUSB501-Q1 可通过应用 均衡功能来补偿通道损耗,从而恢复传入的数据,并使 用较高的差分电压驱动信号。这样可扩展通道长度,并 且使系统能够通过 USB3.0 标准。TUSB501-Q1 的高 级状态机方便主机和设备有效查看其状态。

上电后,TUSB501-Q1 会定期在TX 对上执行接收器 检测。如果检测到 SuperSpeed USB 接收器,则使能 RX 端, TUSB501-Q1 准备转接驱动。

接收器均衡器具有三个由引脚 EQ 控制的增益设 置: 3dB、6dB 和 9dB。该增益应根据 TUSB501-Q1 之前的损耗量进行设置。相似地,输出驱动器支持去加 重和输出摆动配置(引脚 DE 和 OS)。借助这些设 置,可以将 TUSB501-Q1 灵活置于 SuperSpeed USB 路径上,同时保持优异性能。

与之前几代产品相比, TUSB501-Q1 特有 更低的功耗 (所有链路状态下)、更强的 OS 选项、改进的接收 器均衡设置以及智能 LFPS 控制器。该控制器可感测 低频信号并自动禁用驱动器去加重功能,完全符合 USB 3.0 标准。


TUSB501-Q1 采用小型 2mm x 2mm QFN 封装,可在 -40°C 至 105°C 的工业级温度范围内运行。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|------------|------|-----------------|
| TUSB501-Q1 | WSON | 2.00mm x 2.00mm |

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。

简单应用



Copyright @ 2016, Texas Instruments Incorporated





目录

| 1 2 3 4 5 6 7 | 特性 | 10 / 11 F 12 L 13 1 | 9.1 Overview | 11 12 13 13 14 15 16 17 |
|---------------------------------|---|---|----------------------|-------------------------|
| 8 9 | 7.6 DC Electrical Characteristics 5 7.7 AC Electrical Characteristics 6 7.8 Typical Characteristics 7 Parameter Measurement Information 8 Detailed Description 10 | 1 1 1 | 13.1 社区页源 13.2 商标 | 17 17 17 |

4 修订历史记录

| 日期 | 修订版本 | 注释 |
|------------|------|-------|
| 2016 年 4 月 | * | 最初发布。 |




www.ti.com.cn

5 Device Comparison Table

| USB3.0 Re-drivers (5 Gbps) | | | | | | |
|----------------------------|-------------|-----------------|--------------------------|----------------|--|--|
| FEATURE | TUSB501-Q1 | TUSB551 | SN65LVPE502A | SN65LVPE512 | | |
| Package | 8 Pin WSON | 12 Pin X2QFN | 24 Pin VQFN | 24 Pin WQFN | | |
| Package Size | 2 mm x 2 mm | 1.6 mm x 1.6 mm | 3 mm x 3 mm, 4 mm x 4 mm | 3 mm x 3 mm | | |
| Package Pitch | 0.5 mm | 0.4 mm | 0.4 mm, 0.5 mm | 0.4 mm | | |
| Channels | 1 | 1 | 2 | 2 | | |
| Active Power (Typical) | 126 mW | < 130 mW | 315 mW | 315 mW | | |
| U2/U3 | 20 mW | < 22 mW | 70 mW | 70 mW | | |
| Low Power | 4 mW (NC) | < 8 mW (NC) | 3.6 µW (Sleep) | 3.6 µW (Sleep) | | |
| EQ Settings (dB) | 3, 6, 9 | 3, 6, 9 | 0, 7, 15 | 0, 7, 15 | | |
| ESD Protection | 5 kV HBM | 2 kV HBM | 5 kV HBM | 5 kV HBM | | |
| Power Supply | 3.3 VDC | 1.8 VDC | 3.3 VDC | 3.3 VDC | | |

6 Pin Configuration and Functions



Pin Functions

| | PIN | TVDE | DECORPTION | | |
|------|--------------------|------------------|--|--|--|
| NAME | NO. | TYPE | DESCRIPTION | | |
| RXP | 2 | | Differential insultania for E. Ohan Current and H.C.D. simple | | |
| RXN | 3 Differential I/O | | Differential input pair for 5 Gbps SuperSpeed USB signals. | | |
| TXN | 6 | Differential I/O | Differential output pair for E Chap CuparCoand LICB signals | | |
| TXP | 7 | | Differential output pair for 5 Gbps SuperSpeed USB signals. | | |
| EQ | 5 | | Sets the receiver equalizer gain. 3-state input with integrated pull-up and pull-down resistors. | | |
| DE | 8 | CMOS Input | Sets the output de-emphasis gain. 3-state input with integrated pull-up and pull-down resistors. | | |
| os | 4 | | Sets the output swing (differential voltage amplitude). 2-state input with an integrated pull-down resistor. | | |
| VCC | 1 | Dower | 3.3-V power supply | | |
| GND | GND Thermal Pad | | Reference ground | | |

TEXAS INSTRUMENTS

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | MIN | MAX | UNIT |
|--|------------------|------|----------------|------|
| Supply voltage range (2) | V _{CC} | -0.5 | 4 | V |
| Voltage range at any input or output | Differential I/O | -0.5 | 4 | V |
| terminal | CMOS inputs | -0.5 | $V_{CC} + 0.5$ | V |
| Storage temperature, T _{STG} | | -65 | 150 | °C |
| Maximum junction temperature, T _J | | -40 | 125 | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±5000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|
| V_{CC} | Main power supply | 3 | 3.3 | 3.6 | V |
| T _A | Operating free-air temperature | -40 | | 105 | ô |
| C _{AC} | AC coupling capacitor | 75 | 100 | 200 | nF |

7.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | TUSB501-Q1 | UNITS |
|-------------------------|--|------------|-------|
| | I DERMAL METRIC | DRF (WSON) | UNITS |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 105.5 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case(top) thermal resistance | 47.5 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 70.9 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 10.0 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 70.9 | °C/W |
| $R_{\theta JC(bottom)}$ | Junction-to-case(bottom) thermal resistance | 51.8 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



www.ti.com.cn

7.5 Power Supply Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX ⁽²⁾ | UNIT |
|----------------------|------------------------------------|---|-----|--------------------|--------------------|-------|
| | Average estive current | Link in U0 with SuperSpeed USB data transmission, OS = Low | | 38.1 | | Λ |
| ICC-ACTIVE | Average active current | Link in U0 with SuperSpeed USB data transmission, OS = High | | 43.8 | 65 | mA |
| I _{CC-IDLE} | Average current in idle state | Link has some activity, not in U0, OS = Low | | 29.8 | | mA |
| I _{CC-U2U3} | Average current in U2/U3 | Link in U2 or U3 | | 6.1 | | mA |
| I _{CC-NC} | Average current with no connection | No SuperSpeed USB device is connected to TXP, TXN | | 1.3 | | mA |
| D | B. B | OS = Low | | 126 | | ~^\^/ |
| P_D | Power Dissipation in U0 | OS = High | | 145 | 234 | mW |

7.6 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|-----------------|-------------------------------|--|---------------------|-----|------|
| 3-State | CMOS Inputs (EQ, DE) | | • | | |
| V _{IH} | High-level input voltage | | 2.8 | | V |
| V _{IM} | Mid-level input voltage | | V _{CC} / 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.6 | V |
| V_{F} | Floating voltage | V _{IN} = High impedance | V _{CC} / 2 | | V |
| R _{PU} | Internal pull-up resistance | | 190 | | kΩ |
| R _{PD} | Internal pull-down resistance | | 190 | | kΩ |
| I _{IH} | High-level input current | V _{IN} = 3.6 V | | 36 | μΑ |
| I _{IL} | Low-level input current | V _{IN} = GND, V _{CC} = 3.6 V | -36 | | μΑ |
| 2-State | CMOS Input (OS) | | • | | |
| V _{IH} | High-level input voltage | | 2 | | V |
| V _{IL} | Low-level input voltage | | | 0.5 | V |
| V _F | Floating voltage | V _{IN} = High impedance | GND | | V |
| R _{PD} | Internal pull-down resistance | | 270 | | kΩ |
| I _{IH} | High-level input current | V _{IN} = 3.6 V | | 26 | μΑ |
| I _{IL} | Low-level input current | V _{IN} = GND | -1 | | μA |

 $[\]begin{array}{ll} \hbox{(1)} & \hbox{TYP values use V}_{CC} = 3.3 \ \hbox{V}, \ T_A = 25 \ \hbox{°C}. \\ \hbox{(2)} & \hbox{MAX values use V}_{CC} = 3.6 \ \hbox{V}, \ T_A = -40 \ \hbox{°C}. \end{array}$

TEXAS INSTRUMENTS

7.7 AC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|--|-------|------|----------|-----------|
| Differential | Receiver (RXP, RXN) | | | | <u>'</u> | |
| V _{DIFF-pp} | Input differential voltage swing | AC-coupled differential peak-to-peak signal | 100 | | 1200 | mV_{pp} |
| V _{CM-RX} | Common-mode voltage bias in the receiver (DC) | | | 3.3 | | V |
| Z _{RX-DIFF} | Differential input impedance (DC) | Present after a SuperSpeed USB device is detected on TXP/TXN | 72 | 91 | 120 | Ω |
| Z _{RX-CM} | Common-mode input impedance (DC) | Present after a SuperSpeed USB device is detected on TXP, TXN | 18 | 22.8 | 30 | Ω |
| Z _{RX-HIGH-} IMP-DC-POS | Common-mode input impedance with termination disabled (DC) | Present when no SuperSpeed USB device is detected on TXP, TXN. Measured over the range of 0-500 mV with respect to GND. | 25 | 35 | | kΩ |
| V _{RX-LFPS-} DET-DIFF-pp | Low Frequency Periodic Signaling (LFPS) Detect Threshold | Below the minimum is squelched | 100 | | 300 | mV_{pp} |
| Differential | Transmitter (TXP, TXN) | | | | | |
| | Transmitter differential voltage swing | OS = Low, No load | | 930 | | >/ |
| V _{TX-DIFF-PP} | (transition-bit) | OS = High, No load | | 1300 | | mV_{pp} |
| V _{TX-DE-} | Transmitter de-emphasis | DE = Floating, OS = Low | | -3.5 | | dB |
| C _{TX} | TX input capacitance to GND | At 2.5 GHz | | 1.25 | | pF |
| Z _{TX-DIFF} | Differential impedance of the driver | | 75 | 93 | 125 | Ω |
| Z _{TX-CM} | Common-mode impedance of the driver | Measured with respect to AC ground over 0-500 mV | 18.75 | | 31.25 | Ω |
| I _{TX-SC} | TX short circuit current | TX ± shorted to GND | | | 60 | mA |
| V _{CM-TX} | Common-mode voltage bias in the transmitter (DC) | | 1.2 | | 2.5 | V |
| V _{CM-TX-AC} | AC common-mode voltage swing in active mode | Within U0 and within LFPS | | | 100 | mV_{pp} |
| V _{TX-IDLE-} DIFF -AC-pp | Differential voltage swing during electrical idle | Tested with a high-pass filter | 0 | | 10 | mV_{pp} |
| V _{TX-CM-} DeltaU1-U0 | Absolute delta of DC CM voltage during active and idle states | Restrict the test condition to meet 100 mV | | | 100 | mV |
| V _{TX-idle-diff-} | DC electrical idle differential output voltage | Voltage must be low pass filtered to remove any AC component | 0 | | 12 | mV |
| Differential | Transmitter (TXP, TXN) | | | | | |
| t _R , t _F | Output rise, fall time see Figure 6 | 20%-80% of differential voltage measured 1 inch from the output pin | | 80 | | ps |
| t _{RF-MM} | Output Rise, Fall time mismatch | 20%-80% of differential voltage measured 1 inch from the output pin | | | 20 | ps |
| t _{diff-LH} , t _{diff-HL} | Differential propagation delay see Figure 4 | De-emphasis = -3.5 dB propagation delay between 50% level at input and output | | 290 | | ps |
| t _{idleEntry} , t _{idleExit} | Idle entry and exit times see Figure 5 | | | 3.6 | | ns |



www.ti.com.cn


AC Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|--|--|-----|-------|-----|-------------------|
| Timing | | | | | | |
| t _{READY} | Time from power applied until RX termination | Apply 0 V to VCC, connect SuperSpeed USB termination to TX±, apply 3.3 V to VCC, and measure when Z _{RX-DIFF} is enabled. | | 9 | | ms |
| Jitter | | | | | | |
| T _{JTX-EYE} | Total jitter (1) (2) | EQ = Floating, OS = High, | | 0.213 | | UI ⁽³⁾ |
| D _{JTX} | Deterministic jitter (2) | DE = High | | 0.197 | | UI ⁽³⁾ |
| R _{JTX} | Random jitter (2) (4) | See Figure 3. | | 0.016 | | UI ⁽³⁾ |

- Includes R_J at 10^{-12} . Measured at the ends of reference channel in Figure 3 with K28.5 pattern, V_{ID} = 1000 m V_{pp} , 5 Gbps, -3.5 dB de-emphasis from source. (2)
- R_i calculated as 14.069 times the RMS random jitter for 10⁻¹² BER.

7.8 Typical Characteristics






Figure 2. Typical Output Eye for Jitter Measurement Setup in Figure 3

8 Parameter Measurement Information




Figure 3. Jitter Measurement Setup




Figure 4. Propagation Delay




Figure 5. Electrical Idle Mode Exit and Entry Delay



Parameter Measurement Information (continued)




Figure 6. Output Rise and Fall Times

9 Detailed Description

9.1 Overview

When 5 Gbps SuperSpeed USB signals travel across a PCB or cable, signal integrity degrades due to loss and inter-symbol interference. The TUSB501-Q1 recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. This extends the possible channel length, and enables systems to pass USB 3.0 compliance.

The TUSB501-Q1 advanced state machine makes it transparent to hosts and devices. After power up, the TUSB501-Q1 periodically performs receiver detection on the TX pair. If it detects a SuperSpeed USB receiver, the RX termination is enabled, and the TUSB501-Q1 is ready to re-drive.

The device aggressive Low-Power Architecture operates at a 3.3-V power supply and achieves enhanced performance, as lower as 3 mW with no connection and 126 mW in active state. The receiver equalizer has three gain settings that are controlled by terminal EQ: 3 dB, 6 dB, and 9 dB. The equalization should be set based on amount of insertion loss in the channel before the TUSB501-Q1. Likewise, the output driver supports configuration of De-Emphasis and Output Swing (terminals DE and OS). The automatic LFPS De-Emphasis control further enables the system to be USB3.0 compliant. The TUSB501-Q1 operates over the industrial temperature range of -40°C to 85°C in a small 2 x 2 mm WSON package.

Table 1. Control Pin Effects (Typical Values)

| PIN | DESCRIPTION | LOGIC STATE | GAIN |
|-----|---------------------|-------------|------|
| EQ | | Low | 3 dB |
| | Equalization Amount | Floating | 6 dB |
| | | High | 9 dB |


| PIN | DESCRIPTION | LOGIC STATE | OUTPUT DIFFERENTIAL VOLTAGE FOR THE TRANSITION BIT | |
|-----|--------------|-------------|---|--|
| OS | Output Swing | Low | 930 mV _{pp} | |
| | Amplitude | High | 1300 mV _{pp} | |

| PIN | DESCRIPTION | LOGIC STATE | DE-EMPHASIS RATIO (1) | | |
|-----|-----------------------|-------------|-----------------------|---------------|--|
| | DESCRIPTION | LOGIC STATE | FOR OS = LOW | FOR OS = HIGH | |
| DE | | Low | 0 dB | –2.6 dB | |
| | De-Emphasis Amount | Floating | −3.5 dB | –5.9 dB | |
| | , anount | High | −6.2 dB | -8.3 dB | |

(1) Typical values



9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Receiver Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system before the input of the TUSB501-Q1. The receiver overcomes these losses by attenuating the low frequency components of the signals with respect to the high frequency components. The proper gain setting should be selected to match the channel insertion loss before the input of the TUSB501-Q1.

9.3.2 De-Emphasis Control and Output Swing

The differential driver output provides selectable de-emphasis and output swing control in order to achieve USB3.0 compliance. The TUSB501-Q1 offers a unique way to adjust output de-emphasis and transmitter swing based on the OS and DE terminals. The level of de-emphasis required in the system depends on the channel length after the output of the re-driver.




Figure 7. Transmitter Differential Voltage, OS = L

TEXAS INSTRUMENTS

Feature Description (continued)

9.3.3 Automatic LFPS Detection

The TUSB501-Q1 features an intelligent low frequency periodic signaling (LFPS) controller. The controller senses the low frequency signals and automatically disables the driver de-emphasis, for full USB3.0 compliance.

9.3.4 Automatic Power Management

The TUSB501-Q1 deploys RX detect, LFPS signal detection and signal monitoring to implement an automatic power management scheme to provide active, U2/U3 and disconnect modes. The automatic power management is driven by an advanced state machine, which is implemented to manage the device such that the re-driver operates smoothly in the links.

9.4 Device Functional Modes

9.4.1 Disconnect Mode

The Disconnect mode is the lowest power state of the TUSB501-Q1. In this state, the TUSB501-Q1 periodically checks for far-end receiver termination on both TX. Upon detection of the far-end receiver's termination on both ports, the TUSB501-Q1 will transition to U0 mode.

9.4.2 U Modes

9.4.2.1 U0 Mode

The U0 mode is the highest power state of the TUSB501-Q1. Anytime super-speed traffic is being received, the TUSB501-Q1 remains in this mode.

9.4.2.2 U2/U3 Mode

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB501-Q1 periodically performs far-end receiver detection.

ZHCSFA8-MAY 2016 www.ti.com.cn

10 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

One example of the TUSB501-Q1 used in a Host application on transmit and receive channels is shown in Figure 8. The re-driver is needed on the transmit path to pass transmitter compliance due to loss between the Host and connector. The re-driver uses the equalization to recover the insertion loss and re-drive the signal with boosted swing down the remaining channel, through the USB3.0 cable, and into the device PCB. Additionally, the TUSB501-Q1 is needed on the receive channel for the Host to pass receiver jitter tolerance. The re-driver recovers the loss from the Device PCB, connector, and USB 3.0 cable and re-drives the signal going into the Host receiver. The equalization, output swing, and de-emphasis settings are dependent upon the type of USB3.0 signal path and end application.

10.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 8. Application Schematic

10.2.1 Design Requirements

For this design example, use the parameter shown in Table 2.

Table 2. Design Parameters

| PARAMETER | VALUE |
|--------------------------------|-----------------------|
| VCC | 3.3 V |
| Supply nominal current | 250 mA |
| Operating free-air temperature | T _A = 25°C |
| CAC AC coupling capacitor | 100 nF |
| Pull-up resistors | 4.98 kΩ |

10.2.2 Detailed Design Procedure


To begin the design process, determine the following:

- Equalization (EQ) setting
- · De-Emphasis (DE) setting
- Output Swing Amplitude (OS) setting

The equalization should be set based on the insertion loss in the pre-channel (channel before the TUSB501-Q1 device). The input voltage to the device is able to have a large range because of the receiver sensitivity and the available EQ settings. The EQ terminal can be pulled high through a resistor to VCC, low through a resistor to ground, or left floating. The application schematic above shows the implementation.

The De-Emphasis setting should be set based on the length and characteristics of the post channel (channel after the TUSB501-Q1 device). Output de-emphasis can be tailored using the DE terminal. This terminal should be pulled high through a resistor to VCC, low through a resistor to ground, or left floating. Figure 8 shows the implementation. The output swing setting can also be configured based on the amplitude needed to pass the compliance test. This setting will also be based on the length of interconnect or cable the TUSB501-Q1 is driving. This terminal should be pulled low through a resistor to ground or left floating. Figure 8 shows the implementation.

10.2.3 Application Curves



11 Power Supply Recommendations

This device is designed to operate with a 3.3-V supply. If using a higher voltage system power supply such as VBUS, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors may be used to reduce noise and improve power supply integrity.



www.ti.com.cn

12 Layout

12.1 Layout Guidelines

- The 100-nF capacitors on the TXP and SSTXN nets should be placed close to the USB connector (Type A, Type B, and so forth).
- The ESD and EMI protection devices (if used) should also be placed as close as possible to the USB connector.
- Place voltage regulators as far away as possible from the differential pairs.
- In general, the large bulk capacitors associated with each power rail should be placed as close as possible to the voltage regulators.
- It is recommended that small decoupling capacitors for the 1.8-V power rail be placed close to the TUSB501-Q1 as shown in Figure 11.
- The SuperSpeed differential pair traces for RXP/N and TXP/N must be designed with a characteristic impedance of 90 Ω ±10%. The PCB stack-up and materials determines the width and spacing needed for a characteristic impedance of 90 Ω.
- The SuperSpeed differential pair traces should be routed parallel to each other as much as possible. It is recommended the traces be symmetrical.
- In order to minimize cross talk, it is recommended to keep high speed signals away from each other. Each pair should be separated by at least 5 times the signal trace width. Separating with ground also helps minimize cross talk.
- Route all differential pairs on the same layer adjacent to a solid ground plane.
- Do not route differential pairs over any plane split.
- Adding test points will cause impedance discontinuity and will therefore negatively impact signal performance.
 If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes stub on the differential pair.
- Avoid 90 degree turns in traces. The use of bends in differential traces should be kept to a minimum. When
 bends are used, the number of left and right bends should be as equal as possible and the angle of the bend
 should be ≥ 135 degrees. This will minimize any length mismatch caused by the bends and therefore
 minimize the impact bends have on EMI.
- Match the etch lengths of the differential pair traces. There should be less than 5 mils difference between a SS differential pair signal and its complement. The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.
- The etch lengths of the differential pair groups do not need to match (that is, the length of the RXP/N pair to that of the TXP/N pair), but all trace lengths should be minimized.
- Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure
 that the same via type and placement are used for both signals in a pair. Any vias used should be placed as
 close as possible to the TUSB501-Q1 device.
- To ease routing, the polarity of the SS differential pairs can be swapped. This means that TXP can be routed to TXN or RXN can be routed to RXP.
- Do not place power fuses across the differential pair traces.

12.2 Layout Example




Figure 11. Example Layout

17



13 器件和文档支持

13.1 社区资源

www.ti.com.cn

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

| | 产品 | | 应用 |
|---------------|------------------------------------|--------------|--------------------------|
| 数字音频 | www.ti.com.cn/audio | 通信与电信 | www.ti.com.cn/telecom |
| 放大器和线性器件 | www.ti.com.cn/amplifiers | 计算机及周边 | www.ti.com.cn/computer |
| 数据转换器 | www.ti.com.cn/dataconverters | 消费电子 | www.ti.com/consumer-apps |
| DLP® 产品 | www.dlp.com | 能源 | www.ti.com/energy |
| DSP - 数字信号处理器 | www.ti.com.cn/dsp | 工业应用 | www.ti.com.cn/industrial |
| 时钟和计时器 | www.ti.com.cn/clockandtimers | 医疗电子 | www.ti.com.cn/medical |
| 接口 | www.ti.com.cn/interface | 安防应用 | www.ti.com.cn/security |
| 逻辑 | www.ti.com.cn/logic | 汽车电子 | www.ti.com.cn/automotive |
| 电源管理 | www.ti.com.cn/power | 视频和影像 | www.ti.com.cn/video |
| 微控制器 (MCU) | www.ti.com.cn/microcontrollers | | |
| RFID 系统 | www.ti.com.cn/rfidsys | | |
| OMAP应用处理器 | www.ti.com/omap | | |
| 无线连通性 | www.ti.com.cn/wirelessconnectivity | 德州仪器在线技术支持社区 | www.deyisupport.com |
| | | | |

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| | | | | | | | (6) | | | | |
| TUSB501TDRFRQ1 | ACTIVE | WSON | DRF | 8 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 105 | 501Q | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DRF (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Ç. Quad Flatpack, No-Leads (QFN) package configuration.
- The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-229.



DRF (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206840/H 12/14

NOTE: A. All linear dimensions are in millimeters



DRF (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司