

用于CCD传感器的低功率，高速缓冲器

查询样品: [VSP1000](#)

特性

- 高速:
 - **210 MHz, 3-dB** 带宽
- 快速建立时间
- 可调有效负载电流
- 可调驱动强度
- 低功率: **20 mW**
- 超小型封装:
 - **1-mm × 1-mm** 超薄型 **0.35-mm QFN** 封装

说明

VSP1000 是一款高速，低噪声，快速建立，单位增益缓冲器。此款器件特别适合安装在电荷耦合器件（CCD）和模拟前端（AFE）之间。此器件具有一个可调节有效负载电流，此电流可为CCD传感器的输出提供合适的负载。VSP1000 还特有一个可调节输出驱动强度，此驱动强度可根据带宽要求进行设置。在 2 mA驱动电流情况下，此器件提供 210 MHz的带宽，这可实现超低功率运行情况下的良好性能。超小型 1 mm × 1 mm的封装尺寸以及 0.35 mm的封装高度有助于节省印刷电路板（PCB）的空间并可实现很低的外形尺寸。

总的来说，VSP1000 非常适合驱动德州仪器生产的用于CCD传感器的AFE以及任何模数转换器（ADC）输入。此可调节负载电流可轻松实现与不同制造商生产的多种CCD传感器间的接口连接。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
VSP1000	QFN-6	DSF	0°C to +85°C	VSP1000DSFT	Tape and Reel, 250	
					VSP1000DSFR	Tape and Reel, 5000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over free-air temperature range, unless otherwise noted.

		VSP1000	UNIT
Supply voltage	VCC	20.0	V
Input voltage		–0.3 to VCC + 0.3	V
Input current	Any pin except supplies	±10	mA
Ambient temperature under bias		–25 to +85	°C
Storage temperature		–55 to +125	°C
Junction temperature		+150	°C
Package temperature (IR reflow, peak)		+250	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = +25^\circ\text{C}$, $V_{CC} = 13\text{ V}$, $R_{IDRV} = 90\text{ k}\Omega$, and $C_{LOAD} = 22\text{ pF}$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	VSP1000			UNIT
		MIN	TYP	MAX	
POWER SUPPLY					
V_{CC}	Supply voltage	10	13	16	V
I_{CC}	Supply current		2		mA
DYNAMIC PERFORMANCE					
Gain	1-MHz, 200-mV _{PP} input		0.999		ns
Rise time	$V_{IN} = 7.5\text{ V}$ to 8.5 V		5		ns
Fall time	$V_{IN} = 8.5\text{ V}$ to 7.5 V		6		ns
I/O delay time	$V_{IN} = 7.5\text{ V}$ to 8.5 V		1.28		ns
–3-dB bandwidth	100-mV _{PP} input		210		MHz
V_{IN}	Input voltage range	$V_{CC} = 13\text{ V}$	1.5	10.5	V
T_A	Operating free-air temperature		0	+85	°C


THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾	VSP1000	UNITS
	DSF	
	6 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	333.2
θ_{JCtop}	Junction-to-case (top) thermal resistance	56.9
θ_{JB}	Junction-to-board thermal resistance	239
Ψ_{JT}	Junction-to-top characterization parameter	13.9
Ψ_{JB}	Junction-to-board characterization parameter	236
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	202

(1) 有关传统和新的热度量的更多信息，请参阅 IC 封装热度量 应用报告 [SPRA953](#)。

PIN CONFIGURATION

DSF PACKAGE
1-mm × 1-mm × 0.35-mm QFN-6
(TOP VIEW)



PIN ASSIGNMENTS

PIN NAME	PIN NUMBER	TYPE	DESCRIPTION
IN	1	Analog input	Input terminal; connect this pin to the sensor output
VEE	2	Ground	Negative supply terminal; must be connected to ground
OUT	3	Analog output	Output terminal; connect this pin to the AFE input
IDRV	4	Analog input	Drive current adjustment; refer to the application diagram for further details
VCC	5	Power	Positive supply terminal; must be decoupled to the VEE terminal with a 0.1- μ F capacitor
ISF	6	Analog input	Sink current adjustment; refer to the application diagram for further details

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Block Diagram

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_{CC} = 13\text{ V}$, $R_{IDRV} = 90\text{ k}\Omega$, $R_{ISF} = 300\text{ k}\Omega$, and $C_{LOAD} = 22\text{ pF}$, unless otherwise noted.

BANDWIDTH vs IDR_V




Figure 2.

INPUT MARGIN FROM V_{CC} vs IDR_V




Figure 3.

IDR_V vs R_{IDRV}




Figure 4.

INPUT LOAD CURRENT vs R_{ISF}




Figure 5.

IDR_V vs TEMPERATURE




Figure 6.

INPUT LOAD CURRENT vs TEMPERATURE




Figure 7.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 13\text{ V}$, $R_{ISF} = 300\text{ k}\Omega$, and $C_{LOAD} = 22\text{ pF}$, unless otherwise noted.




Figure 8. G007

OVERVIEW

TYPICAL APPLICATION CIRCUIT

Figure 9 shows a typical application circuit for the VSP1000.




Figure 9. Typical Application Circuit

DESIGN EQUATIONS

The CCD outputs must be loaded with current for proper operation. The VSP1000 provides the ability to draw adjustable current through the IN pin. The value of the input load current can be set by choosing an appropriate value of R_{ISF} connected to the ISF pin, as per [Equation 1](#).

$$I_{IN} = \frac{\left(\frac{(V_{CC} \times 100 \text{ k}\Omega)}{(R_{ISF} + 100 \text{ k}\Omega)} \right) - 1.2}{1 \text{ k}\Omega} \quad (1)$$

The bandwidth of the VSP1000 can be adjusted using the IDR_V pin. The resistor connected at IDR_V determines the drive strength of the output buffer as well as the total quiescent current of the VSP1000. [Equation 2](#) and [Equation 3](#) describe the relationship between R_{IDRV} and the drive strength. C_{IDRV} is used to increase the power-supply rejection ratio of the device. A value of 0.1 μ F for C_{IDRV} is recommended.

$$I_{DRV} = \frac{(V_{CC} - 5)}{(R_{IDRV} + 10 \text{ k}\Omega)} \quad (2)$$

$$I_{CC} = 26 \times I_{DRV} \quad (3)$$

EXAMPLE CONFIGURATIONS

[Table 1](#) details several example configurations for the VSP1000. All examples are with $V_{CC} = 13$ V.

Table 1. Example Configurations

CONFIGURATION	I_{CC} (mA)	R_{ISF} (k Ω)	R_{IDRV} (k Ω)
Bandwidth = 170 MHz , $I_{IN} = 2$ mA	1.5	300	133
Bandwidth = 170 MHz , $I_{IN} = 4$ mA	1.5	150	133
Bandwidth = 210 MHz , $I_{IN} = 2$ mA	2	300	91
Bandwidth = 210 MHz , $I_{IN} = 4$ mA	2	150	91
Bandwidth = 260 MHz , $I_{IN} = 2$ mA	3	300	62
Bandwidth = 260 MHz , $I_{IN} = 4$ mA	3	150	62

LAYOUT GUIDELINES

The decoupling capacitors C_{IDRV} , R_{IDRV} , and R_{ISF} should be placed as close as possible to the VSP1000.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2011) to Revision A	Page
• Updated Figure 4	5
• Updated Figure 5	5

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
VSP1000DSFR	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 85	VK
VSP1000DSFR.B	Active	Production	SON (DSF) 6	5000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	0 to 85	VK
VSP1000DSFT	Active	Production	SON (DSF) 6	250 SMALL T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 85	VK
VSP1000DSFT.B	Active	Production	SON (DSF) 6	250 SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	0 to 85	VK

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
VSP1000DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
VSP1000DSFT	SON	DSF	6	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
VSP1000DSFR	SON	DSF	6	5000	184.0	184.0	19.0
VSP1000DSFT	SON	DSF	6	250	184.0	184.0	19.0




PACKAGE OUTLINE

DSF0006A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4220597/B 06/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MO-287, variation X2AAF.

EXAMPLE BOARD LAYOUT


DSF0006A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4220597/B 06/2022

NOTES: (continued)


4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

DSF0006A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.09 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:40X

4220597/B 06/2022

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月