

## DLP3010 (0.3 720p DMD)

### 1 特性

- 0.3 英寸 (7.93mm) 对角线微镜阵列
  - 1280 × 720 铝制微米级微镜阵列，正交布局
  - 5.4 – 微米微镜间距
  - ±17° 微镜倾斜度（相对于平面）
  - 侧面照明，实现最优的效率和光学引擎尺寸
  - 偏振无关型铝微镜表面
- 8 位 SubLVDS 输入数据总线
- 专用 DLPC3433 或 DLPC3438 显示控制器和 DLPA200x/DLPA3000 PMIC/LED 驱动器，确保可靠运行

### 2 应用

- 电池供电的移动式附件高清 (HD) 投影仪
- 电池供电的智能 HD 投影仪
- 数字标牌
- 交互式表面投影
- 低延迟游戏显示屏
- 交互式显示屏

### 3 说明


**DLP3010** 数字微镜器件 (DMD) 是一款数控微光机电系统 (MOEMS) 空间照明调制器 (SLM)。当与适当的光学系统成对使用时，DLP3010 DMD 可显示非常清晰的高质量图像或视频。DLP3010 是 DLP3010 DMD、DLPC3433 或 DLPC3438 显示控制器和 DLPA200x/ DLPA3000 PMIC/LED 驱动器所组成的芯片组的一部分。DLP3010 紧凑的物理尺寸连同控制器和 PMIC/LED 驱动器共同组成了完整的系统解决方案，从而实现了小外形尺寸、低功耗以及高分辨率 HD 显示。

#### 器件信息<sup>(1)</sup>

| 器件型号    | 封装       | 封装尺寸 (标称值)                |
|---------|----------|---------------------------|
| DLP3010 | FQK (57) | 18.20mm × 7.00mm × 3.80mm |

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

#### DLP® DLP3010 0.3 720p 芯片组



目录


|      |   |    |      |  |    |
|------|---|----|------|--|----|
| 1    | 特性 .....  | 1  | 7.4  | Device Functional Modes.....                     | 20 |
| 2    | 应用 .....  | 1  | 7.5  | Window Characteristics and Optics .....          | 20 |
| 3    | 说明 .....  | 1  | 7.6  | Micromirror Array Temperature Calculation.....   | 21 |
| 4    | 修订历史记录 .....  | 2  | 7.7  | Micromirror Landed-On/Landed-Off Duty Cycle .... | 22 |
| 5    | <b>Pin Configuration and Functions</b> .....          | 3  | 8    | <b>Application and Implementation</b> .....      | 26 |
| 6    | <b>Specifications</b> .....                           | 6  | 8.1  | Application Information.....                     | 26 |
| 6.1  | Absolute Maximum Ratings .....                        | 6  | 8.2  | Typical Application .....                        | 26 |
| 6.2  | Storage Conditions.....                               | 6  | 9    | <b>Power Supply Recommendations</b> .....        | 28 |
| 6.3  | ESD Ratings.....                                      | 7  | 9.1  | Power Supply Power-Up Procedure .....            | 28 |
| 6.4  | Recommended Operating Conditions.....                 | 7  | 9.2  | Power Supply Power-Down Procedure .....          | 28 |
| 6.5  | Thermal Information .....                             | 9  | 9.3  | Power Supply Sequencing Requirements .....       | 29 |
| 6.6  | Electrical Characteristics.....                       | 9  | 10   | <b>Layout</b> .....                              | 31 |
| 6.7  | Timing Requirements.....                              | 10 | 10.1 | Layout Guidelines .....                          | 31 |
| 6.8  | Switching Characteristics.....                        | 15 | 10.2 | Layout Example .....                             | 31 |
| 6.9  | System Mounting Interface Loads .....                 | 15 | 11   | <b>器件和文档支持</b> .....                             | 32 |
| 6.10 | Physical Characteristics of the Micromirror Array. 16 |    | 11.1 | 器件支持 .....                                       | 32 |
| 6.11 | Micromirror Array Optical Characteristics .....       | 17 | 11.2 | 相关链接.....  | 32 |
| 6.12 | Window Characteristics.....                           | 18 | 11.3 | 社区资源.....  | 32 |
| 6.13 | Chipset Component Usage Specification .....           | 18 | 11.4 | 商标.....  | 33 |
| 7    | <b>Detailed Description</b> .....                     | 19 | 11.5 | 静电放电警告.....                                      | 33 |
| 7.1  | Overview .....  | 19 | 11.6 | Glossary .....                                   | 33 |
| 7.2  | Functional Block Diagram .....                        | 19 | 12   | <b>机械、封装和可订购信息</b> .....                         | 33 |
| 7.3  | Feature Description.....                              | 20 |      |  |    |

4 修订历史记录

| Changes from April 1, 2015 to July 25, 2016 (from A Revision (April 2015) to B Revision)   | Page |
|--|------|
| • Changed package type to correct naming convention in <i>Pin Configuration and Functions</i> .....  | 3    |
| • Changed Vreset Max voltage in <i>Absolute Maximum Ratings</i> to match <i>Figure 22</i> which had the correct value.....                                 | 6    |
| • Changed Micromirror tilt angle tolerance to $\pm 1.4^\circ$ in <i>Micromirror Array Optical Characteristics</i> .....                                    | 17   |
| • Changed Micromirror crossover and switching time specification in <i>Micromirror Array Optical Characteristics</i> to match actual operation values..... | 17   |
| • Changed $Q_{ELECTRICAL}$ in the $Q_{ARRAY}$ equation to the correct example value in <i>Micromirror Array Temperature Calculation 22</i>                 |      |
| • Added Pre-charge values to MAX in <i>Table 3</i> .....   | 30   |

| Changes from Original (September 2014) to Revision A   | Page |
|--|------|
| • Changed all VSS pins changed from Power to GND in Pin Functions - Connector Pins Table ..... | 4    |
| • Added <i>Storage Conditions</i> table .....  | 6    |
| • $Z_{LINE}$ unit changed to $\Omega$ in <i>Recommended Operating Conditions</i> .....         | 7    |
| • Lowered Minimum $t_{DELAY}$ in <i>Table 3</i> .....  | 30   |
| • 已更改 器件标记 ( <i>图 25</i> ) .....   | 32   |

## 5 Pin Configuration and Functions



**Pin Functions – Connector Pins<sup>(1)</sup>**

| PIN                   |     | TYPE | SIGNAL               | DATA RATE | DESCRIPTION                         | PACKAGE NET LENGTH <sup>(2)</sup> (mm) |
|-----------------------|-----|------|----------------------|-----------|-------------------------------------|--|
| NAME                  | NO. |      |                      |           |                                     |  |
| <b>DATA INPUTS</b>    |     |      |                      |           |                                     |  |
| D_N(0)                | C9  | I    | SubLVDS              | Double    | Data, Negative                      | 10.54                                  |
| D_P(0)                | B9  | I    | SubLVDS              | Double    | Data, Positive                      | 10.54                                  |
| D_N(1)                | D10 | I    | SubLVDS              | Double    | Data, Negative                      | 13.14                                  |
| D_P(1)                | D11 | I    | SubLVDS              | Double    | Data, Positive                      | 13.14                                  |
| D_N(2)                | C11 | I    | SubLVDS              | Double    | Data, Negative                      | 14.24                                  |
| D_P(2)                | B11 | I    | SubLVDS              | Double    | Data, Positive                      | 14.24                                  |
| D_N(3)                | D12 | I    | SubLVDS              | Double    | Data, Negative                      | 14.35                                  |
| D_P(3)                | D13 | I    | SubLVDS              | Double    | Data, Positive                      | 14.35                                  |
| D_N(4)                | D4  | I    | SubLVDS              | Double    | Data, Negative                      | 5.89                                   |
| D_P(4)                | D5  | I    | SubLVDS              | Double    | Data, Positive                      | 5.89                                   |
| D_N(5)                | C5  | I    | SubLVDS              | Double    | Data, Negative                      | 5.45                                   |
| D_P(5)                | B5  | I    | SubLVDS              | Double    | Data, Positive                      | 5.45                                   |
| D_N(6)                | D6  | I    | SubLVDS              | Double    | Data, Negative                      | 8.59                                   |
| D_P(6)                | D7  | I    | SubLVDS              | Double    | Data, Positive                      | 8.59                                   |
| D_N(7)                | C7  | I    | SubLVDS              | Double    | Data, Negative                      | 7.69                                   |
| D_P(7)                | B7  | I    | SubLVDS              | Double    | Data, Positive                      | 7.69                                   |
| DCLK_N                | D8  | I    | SubLVDS              | Double    | Clock, Negative                     | 8.10                                   |
| DCLK_P                | D9  | I    | SubLVDS              | Double    | Clock, Positive                     | 8.10                                   |
| <b>CONTROL INPUTS</b> |     |      |                      |           |                                     |  |
| LS_WDATA              | C12 | I    | LPSDR <sup>(1)</sup> | Single    | Write data for low speed interface. | 7.16                                   |
| LS_CLK                | C13 | I    | LPSDR                | Single    | Clock for low-speed interface       | 7.89                                   |

(1) Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR) JESD209B*.

(2) Net trace lengths inside the package:  
Relative dielectric constant for the FQK ceramic package is 9.8.  
Propagation speed =  $11.8 / \sqrt{9.8} = 3.769$  inches/ns.  
Propagation delay =  $0.265$  ns/inch =  $265$  ps/inch =  $10.43$  ps/mm.

**Pin Functions – Connector Pins<sup>(1)</sup> (continued)**

| PIN                    |     | TYPE   | SIGNAL | DATA RATE | DESCRIPTION  | PACKAGE NET LENGTH <sup>(2)</sup> (mm) |
|------------------------|-----|--------|--------|-----------|--|--|
| NAME                   | NO. |        |        |           |  |  |
| DMD_DEN_ARSTZ          | C14 | I      | LPSDR  |           | Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode.   |  |
| LS_RDATA               | C15 | O      | LPSDR  | Single    | Read data for low-speed interface  |  |
| <b>POWER</b>           |     |        |        |           |  |  |
| VBIAS <sup>(3)</sup>   | C1  | Power  |        |           | Supply voltage for positive bias level at micromirrors   |  |
| VBIAS <sup>(3)</sup>   | C18 | Power  |        |           |  |  |
| VOFFSET <sup>(3)</sup> | D1  | Power  |        |           | Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes.                                 |  |
| VOFFSET <sup>(3)</sup> | D17 | Power  |        |           | Supply voltage for offset level at micromirrors.   |  |
| VRESET                 | B1  | Power  |        |           | Supply voltage for negative reset level at micromirrors.   |  |
| VRESET                 | B18 | Power  |        |           |  |  |
| VDD                    | B6  | Power  |        |           | Supply voltage for LVCMOS core logic. Supply voltage for LPSDR inputs. Supply voltage for normal high level at micromirror address electrodes. |  |
| VDD                    | B10 | Power  |        |           |  |  |
| VDD                    | B19 | Power  |        |           |  |  |
| VDD <sup>(3)</sup>     | C6  | Power  |        |           |  |  |
| VDD                    | C10 | Power  |        |           |  |  |
| VDD                    | C19 | Power  |        |           |  |  |
| VDD                    | D2  | Power  |        |           |  |  |
| VDD                    | D18 | Power  |        |           |  |  |
| VDD                    | D19 | Power  |        |           |  |  |
| VDDI                   | B2  | Power  |        |           |  | Supply voltage for SubLVDS receivers.  |
| VDDI                   | C2  | Power  |        |           |  |  |
| VDDI                   | C3  | Power  |        |           |  |  |
| VDDI                   | D3  | Power  |        |           |  |  |
| VSS                    | B3  | Ground |        |           | Common return.<br>Ground for all power.  |  |
| VSS                    | B4  | Ground |        |           |  |  |
| VSS                    | B8  | Ground |        |           |  |  |
| VSS                    | B12 | Ground |        |           |  |  |
| VSS                    | B13 | Ground |        |           |  |  |
| VSS                    | B14 | Ground |        |           |  |  |
| VSS                    | B15 | Ground |        |           |  |  |
| VSS                    | B16 | Ground |        |           |  |  |
| VSS                    | B17 | Ground |        |           |  |  |
| VSS                    | C4  | Ground |        |           |  |  |
| VSS                    | C8  | Ground |        |           |  |  |
| VSS                    | C16 | Ground |        |           |  |  |
| VSS                    | C17 | Ground |        |           |  |  |
| VSS                    | D14 | Ground |        |           |  |  |
| VSS                    | D15 | Ground |        |           |  |  |
| VSS                    | D16 | Ground |        |           |  |  |

(3) The following power supplies are all required to operate the DMD: VSS, VDD, VDDI, VOFFSET, VBIAS, VRESET.

**Pin Functions – Test Pads**

| <b>NUMBER</b> | <b>SYSTEM BOARD</b> |
|---------------|---------------------|
| A13           | Do not connect      |
| A14           | Do not connect      |
| A15           | Do not connect      |
| A16           | Do not connect      |
| A17           | Do not connect      |
| A18           | Do not connect      |
| E13           | Do not connect      |
| E14           | Do not connect      |
| E15           | Do not connect      |
| E16           | Do not connect      |
| E17           | Do not connect      |
| E18           | Do not connect      |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

See <sup>(1)</sup>

|                 |  |   | MIN  | MAX        | UNIT |     |    |    |
|-----------------|--|---|--|------------|------|-----|----|----|
| Supply voltage  | VDD  | Supply voltage for LVCMOS core logic <sup>(2)</sup><br>Supply voltage for LPSDR low speed interface           | -0.5   | 2.3        | V    |     |    |    |
|                 | VDDI   | Supply voltage for SubLVDS receivers <sup>(2)</sup>   | -0.5   | 2.3        | V    |     |    |    |
|                 | VOFFSET  | Supply voltage for HVCMOS and micromirror electrode <sup>(2)(3)</sup>   | -0.5   | 11         | V    |     |    |    |
|                 | VBIAS  | Supply voltage for micromirror electrode <sup>(2)</sup>   | -0.5   | 19         | V    |     |    |    |
|                 | VRESET   | Supply voltage for micromirror electrode <sup>(2)</sup>   | -15  | 0.5        | V    |     |    |    |
|                 | VDDI-VDD   | Supply voltage delta (absolute value) <sup>(4)</sup>  |  | 0.3        | V    |     |    |    |
|                 | VBIAS-VOFFSET  | Supply voltage delta (absolute value) <sup>(5)</sup>  |  | 11         | V    |     |    |    |
| Input voltage   | VBIAS-VRESET   |   |  | 34         | V    |     |    |    |
|                 | Input voltage for other inputs LPSDR <sup>(2)</sup>      |   | -0.5   | VDD + 0.5  | V    |     |    |    |
|                 | Input voltage for other inputs SubLVDS <sup>(2)(7)</sup> |   | -0.5   | VDDI + 0.5 | V    |     |    |    |
| Input pins      | VID  | SubLVDS input differential voltage (absolute value) <sup>(7)</sup>  |  | 810        | mV   |     |    |    |
|                 | IID  | SubLVDS input differential current  |  | 10         | mA   |     |    |    |
| Clock frequency | $f_{clock}$  | Clock frequency for low speed interface LS_CLK  |  | 130        | MHz  |     |    |    |
|                 | $f_{clock}$  | Clock frequency for high speed interface DCLK   |  | 560        | MHz  |     |    |    |
| Environmental   | T <sub>ARRAY</sub> and T <sub>WINDOW</sub>               |   | Temperature – operational <sup>(8)</sup>     |            |      | -20 | 90 | °C |
|                 |  |   | Temperature – non-operational <sup>(8)</sup> |            |      | -40 | 90 | °C |
|                 | T <sub>DP</sub>  | Dew Point Temperature - operating and non-operating (non-condensing)  |  | 81         | °C   |     |    |    |
|                 | T <sub>DELTA</sub>                                       | Absolute Temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(9)</sup> |  | 30         | °C   |     |    |    |

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure above or below the *Recommended Operating Conditions* for extended periods may affect device reliability.
- All voltage values are with respect to the ground terminals (VSS). The following power supplies are all required to operate the DMD: VSS, VDD, VDDI, VOFFSET, VBIAS, and VRESET.
- VOFFSET supply transients must fall within specified voltages.
- Exceeding the recommended allowable absolute voltage difference between VDDI and VDD may result in excessive current draw.
- Exceeding the recommended allowable absolute voltage difference between VBIAS and VOFFSET may result in excessive current draw.
- Exceeding the recommended allowable absolute voltage difference between VBIAS and VRESET may result in excessive current draw.
- This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- The highest temperature of the active array (as calculated by the *Micromirror Array Temperature Calculation*) or of any point along the Window Edge as defined in [Figure 18](#). The locations of thermal test points TP2 and TP3 in [Figure 18](#) are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [Figure 18](#). The window test points TP2 and TP3 shown in [Figure 18](#) are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

### 6.2 Storage Conditions

applicable for the DMD as a component or non-operational in a system

|                  |                       |  | MIN | MAX | UNIT |
|------------------|-----------------------|--|-----|-----|------|
| T <sub>DMD</sub> | DMD temperature       |  | -40 | 85  | °C   |
| T <sub>DP</sub>  | Dew Point Temperature | Long-term (non-condensing) <sup>(1)</sup>  |     | 24  | °C   |
|                  |                       | Short-term (non-condensing) <sup>(2)</sup> |     | 28  | °C   |

- Long-term is defined as the usable life of the device.
- Dew points beyond the specified long-term dew point are for short-term conditions only, where short-term is defined as less than 60 cumulative days over the usable life of the device (operating or storage).

### 6.3 ESD Ratings

|             |                         | VALUE   | UNIT       |
|-------------|-------------------------|---|------------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> | ±2000<br>V |

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

### 6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

|   |  | MIN   | NOM | MAX   | UNIT |
|---|--|-------|-----|-------|------|
| <b>SUPPLY VOLTAGE RANGE<sup>(4)</sup></b> |  |       |     |       |      |
| $V_{DD}$                                  | Supply voltage for LVCMOS core logic<br>Supply voltage for LPSDR low-speed interface | 1.65  | 1.8 | 1.95  | V    |
| $V_{DDI}$                                 | Supply voltage for SubLVDS receivers   | 1.65  | 1.8 | 1.95  | V    |
| $V_{OFFSET}$                              | Supply voltage for HVCMOS and micromirror electrode <sup>(5)</sup>                   | 9.5   | 10  | 10.5  | V    |
| $V_{BIAS}$                                | Supply voltage for mirror electrode  | 17.5  | 18  | 18.5  | V    |
| $V_{RESET}$                               | Supply voltage for micromirror electrode   | −14.5 | −14 | −13.5 | V    |
| $ V_{DDI} - V_{DD} $                      | Supply voltage delta (absolute value) <sup>(6)</sup>                                 |       |     | 0.3   | V    |
| $ V_{BIAS} - V_{OFFSET} $                 | Supply voltage delta (absolute value) <sup>(7)</sup>                                 |       |     | 10.5  | V    |
| $ V_{BIAS} - V_{RESET} $                  | Supply voltage delta (absolute value) <sup>(8)</sup>                                 |       |     | 33    | V    |
| <b>CLOCK FREQUENCY</b>                    |  |       |     |       |      |
| $f_{clock}$                               | Clock frequency for low speed interface LS_CLK <sup>(9)</sup>                        | 108   |     | 120   | MHz  |
| $f_{clock}$                               | Clock frequency for high speed interface DCLK <sup>(10)</sup>                        | 300   |     | 540   | MHz  |
|   | Duty cycle distortion DCLK   | 44%   |     | 56%   |      |
| <b>SUBLVDS INTERFACE<sup>(10)</sup></b>   |  |       |     |       |      |
| $ V_{ID} $                                | SubLVDS input differential voltage (absolute value)<br>Figure 8, Figure 9            | 150   | 250 | 350   | mV   |
| $V_{CM}$                                  | Common mode voltage Figure 8, Figure 9   | 700   | 900 | 1100  | mV   |
| $V_{SUBLVDS}$                             | SubLVDS voltage Figure 8, Figure 9   | 575   |     | 1225  | mV   |
| $Z_{LINE}$                                | Line differential impedance (PWB/trace)  | 90    | 100 | 110   | Ω    |
| $Z_{IN}$                                  | Internal differential termination resistance Figure 10                               | 80    | 100 | 120   | Ω    |
|   | 100-Ω differential PCB trace   | 6.35  |     | 152.4 | mm   |

- (1) The following power supplies are all required to operate the DMD: VSS, VDD, VDDI, VOFFSET, VBIAS, and VRESET.
- (2) [Recommended Operating Conditions](#) are applicable after the DMD is installed in the final product.
- (3) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the [Recommended Operating Conditions](#). No level of performance is implied when operating the device above or below the [Recommended Operating Conditions](#) limits.
- (4) All voltage values are with respect to the ground pins (VSS).
- (5) VOFFSET supply transients must fall within specified max voltages.
- (6) To prevent excess current, the supply voltage delta  $|V_{DDI} - V_{DD}|$  must be less than specified limit.
- (7) To prevent excess current, the supply voltage delta  $|V_{BIAS} - V_{OFFSET}|$  must be less than specified limit.
- (8) To prevent excess current, the supply voltage delta  $|V_{BIAS} - V_{RESET}|$  must be less than specified limit.
- (9) LS\_CLK must run as specified to ensure internal DMD timing for reset waveform commands.
- (10) Refer to the SubLVDS timing requirements in [Timing Requirements](#).

### Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)(3)</sup>

|                      |   | MIN | NOM               | MAX      | UNIT               |
|----------------------|---|-----|-------------------|----------|--------------------|
| <b>ENVIRONMENTAL</b> |   |     |                   |          |                    |
| T <sub>ARRAY</sub>   | Array Temperature – long-term operational <sup>(11)(12)(13)(14)</sup>   | 0   |                   | 40 to 70 | °C                 |
|                      | Array Temperature – short-term operational <sup>(12)(15)</sup>  | -20 |                   | 75       |                    |
| T <sub>DELTA</sub>   | Absolute Temperature difference between any point on the window edge and the ceramic test point TP1 <sup>(16)</sup> |     |                   | 30       | °C                 |
| T <sub>WINDOW</sub>  | Window Temperature – operational <sup>(11)(17)</sup>  |     |                   | 90       | °C                 |
| T <sub>DP</sub>      | Dew Point Temperature - long-term (non-condensing) <sup>(14)</sup>  |     |                   | 24       | °C                 |
|                      | Dew Point Temperature - short-term (non-condensing) <sup>(18)</sup>   |     |                   | 28       |                    |
| ILL <sub>UV</sub>    | Illumination wavelengths < 400 nm <sup>(11)</sup>   |     |                   | 0.68     | mW/cm <sup>2</sup> |
| ILL <sub>VIS</sub>   | Illumination wavelengths between 400 nm and 700 nm  |     | Thermally limited |          |                    |
| ILL <sub>IR</sub>    | Illumination wavelengths > 700 nm   |     |                   | 10       | mW/cm <sup>2</sup> |

- (11) Simultaneous exposure of the DMD to the maximum *Recommended Operating Conditions* for temperature and UV illumination will reduce device lifetime.
- (12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in [Figure 18](#) and the package thermal resistance using *Micromirror Array Temperature Calculation*.
- (13) Per [Figure 1](#), the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to *Micromirror Landed-On/Landed-Off Duty Cycle* for a definition of micromirror landed duty cycle.
- (14) Long-term is defined as the usable life of the device
- (15) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours for temperatures between the long-term maximum and 75°C, less than 500 hours for temperatures between 0°C and -10°C, and less than 25 hours for temperatures between -10°C and -20°C.
- (16) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in [Figure 18](#). The window test points TP2 and TP3 shown in [Figure 18](#) are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (17) Window temperature is the highest temperature on the window edge shown in [Figure 18](#). The locations of thermal test points TP2 and TP3 in [Figure 18](#) are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (18) Dew points beyond the specified long-term dew point are for short-term conditions only, where short-term is defined as less than 60 cumulative days over the usable life of the device (operating or storage).




Figure 1. Max Recommended Array Temperature – Derating Curve

## 6.5 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | DLP3010   | UNIT |
|-------------------------------|--|-----------|------|
|                               |  | FQK (LGA) |      |
|                               |  | 57 PINS   |      |
| Thermal resistance            | Active area to test point 1 (TP1) <sup>(1)</sup> | 5.4       | °C/W |

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the [Recommended Operating Conditions](#). The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

## 6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                        | TEST CONDITIONS <sup>(2)</sup>                      | MIN              | TYP       | MAX       | UNIT |
|----------------------------------|---|------------------|-----------|-----------|------|
| <b>CURRENT</b>                   |   |                  |           |           |      |
| I <sub>DD</sub>                  | Supply current: VDD <sup>(3)(4)</sup>               | VDD = 1.95 V     |           | 60.5      | mA   |
|                                  |   | VDD = 1.8 V      |           | 54        |      |
| I <sub>DDI</sub>                 | Supply current: VDDI <sup>(3)(4)</sup>              | VDDI = 1.95 V    |           | 16.5      | mA   |
|                                  |   | VDD = 1.8 V      |           | 11.3      |      |
| I <sub>OFFSET</sub>              | Supply current: VOFFSET <sup>(5)(6)</sup>           | VOFFSET = 10.5 V |           | 2.2       | mA   |
|                                  |   | VOFFSET = 10 V   |           | 1.5       |      |
| I <sub>BIAS</sub>                | Supply current: VBIAS <sup>(5)(6)</sup>             | VBIAS = 18.5 V   |           | 0.6       | mA   |
|                                  |   | VBIAS = 18 V     |           | 0.3       |      |
| I <sub>RESET</sub>               | Supply current: VRESET <sup>(6)</sup>               | VRESET = -14.5 V |           | 2.4       | mA   |
|                                  |   | VRESET = -14 V   |           | 1.7       |      |
| <b>POWER<sup>(7)</sup></b>       |   |                  |           |           |      |
| P <sub>DD</sub>                  | Supply power dissipation: VDD <sup>(3)(4)</sup>     | VDD = 1.95 V     |           | 118       | mW   |
|                                  |   | VDD = 1.8 V      |           | 97.2      |      |
| P <sub>DDI</sub>                 | Supply power dissipation: VDDI <sup>(3)(4)</sup>    | VDDI = 1.95 V    |           | 32        | mW   |
|                                  |   | VDD = 1.8 V      |           | 20        |      |
| P <sub>OFFSET</sub>              | Supply power dissipation: VOFFSET <sup>(5)(6)</sup> | VOFFSET = 10.5 V |           | 23        | mW   |
|                                  |   | VOFFSET = 10 V   |           | 15        |      |
| P <sub>BIAS</sub>                | Supply power dissipation: VBIAS <sup>(5)(6)</sup>   | VBIAS = 18.5 V   |           | 11        | mW   |
|                                  |   | VBIAS = 18 V     |           | 6         |      |
| P <sub>RESET</sub>               | Supply power dissipation: VRESET <sup>(6)</sup>     | VRESET = -14.5 V |           | 35        | mW   |
|                                  |   | VRESET = -14 V   |           | 24        |      |
| P <sub>TOTAL</sub>               | Supply power dissipation: Total                     |                  | 162.2     | 219       | mW   |
| <b>LPSDR INPUT<sup>(8)</sup></b> |   |                  |           |           |      |
| V <sub>IH(DC)</sub>              | DC input high voltage <sup>(9)</sup>                |                  | 0.7 × VDD | VDD + 0.3 | V    |
| V <sub>IL(DC)</sub>              | DC input low voltage <sup>(9)</sup>                 |                  | -0.3      | 0.3 × VDD | V    |
| V <sub>IH(AC)</sub>              | AC input high voltage <sup>(9)</sup>                |                  | 0.8 × VDD | VDD + 0.3 | V    |
| V <sub>IL(AC)</sub>              | AC input low voltage <sup>(9)</sup>                 |                  | -0.3      | 0.2 × VDD | V    |
| ΔV <sub>T</sub>                  | Hysteresis ( V <sub>T+</sub> - V <sub>T-</sub> )    | Figure 10        | 0.1 × VDD | 0.4 × VDD | V    |

(1) Device electrical characteristics are over [Recommended Operating Conditions](#) unless otherwise noted.

(2) All voltage values are with respect to the ground pins (VSS).

(3) To prevent excess current, the supply voltage delta |VDDI - VDD| must be less than specified limit.

(4) Supply power dissipation based on non-compressed commands and data.

(5) To prevent excess current, the supply voltage delta |VBIAS - VOFFSET| must be less than specified limit.

(6) Supply power dissipation based on 3 global resets in 200 μs.

(7) The following power supplies are all required to operate the DMD: VSS, VDD, VDDI, VOFFSET, VBIAS, VRESET.

(8) LPSDR specifications are for pins LS\_CLK and LS\_WDATA.

(9) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low-Power Double Data Rate (LPDDR) JESD209B*.

## Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                          |                           | TEST CONDITIONS <sup>(2)</sup>        | MIN       | TYP       | MAX | UNIT |
|------------------------------------|---------------------------|---------------------------------------|-----------|-----------|-----|------|
| I <sub>IL</sub>                    | Low-level input current   | VDD = 1.95 V; V <sub>I</sub> = 0 V    | -100      |           |     | nA   |
| I <sub>IH</sub>                    | High-level input current  | VDD = 1.95 V; V <sub>I</sub> = 1.95 V |           |           | 100 | nA   |
| <b>LPSDR OUTPUT<sup>(10)</sup></b> |                           |                                       |           |           |     |      |
| V <sub>OH</sub>                    | DC output high voltage    | I <sub>OH</sub> = -2 mA               | 0.8 × VDD |           |     | V    |
| V <sub>OL</sub>                    | DC output low voltage     | I <sub>OL</sub> = 2 mA                |           | 0.2 × VDD |     | V    |
| <b>CAPACITANCE</b>                 |                           |                                       |           |           |     |      |
| C <sub>IN</sub>                    | Input capacitance LPSDR   | f = 1 MHz                             |           |           | 10  | pF   |
|                                    | Input capacitance SubLVDS | f = 1 MHz                             |           |           | 10  | pF   |
| C <sub>OUT</sub>                   | Output capacitance        | f = 1 MHz                             |           |           | 10  | pF   |
| C <sub>RESET</sub>                 | Reset group capacitance   | f = 1 MHz; (720 × 160) micromirrors   | 200       |           | 220 | pF   |

(10) LPSDR specification is for pin LS\_RDATA.

## 6.7 Timing Requirements

Device electrical characteristics are over *Recommended Operating Conditions* unless otherwise noted.


|                                 |  |  | MIN  | NOM  | MAX  | UNIT |
|---------------------------------|--|--|------|------|------|------|
| <b>LPSDR</b>                    |  |  |      |      |      |      |
| t <sub>r</sub>                  | Rise slew rate <sup>(1)</sup>          | (30% to 80%) × VDD, <a href="#">Figure 3</a>                                     | 1    |      | 3    | V/ns |
| t <sub>f</sub>                  | Fall slew rate <sup>(1)</sup>          | (70% to 20%) × VDD, <a href="#">Figure 3</a>                                     | 1    |      | 3    | V/ns |
| t <sub>r</sub>                  | Rise slew rate <sup>(2)</sup>          | (20% to 80%) × VDD, <a href="#">Figure 3</a>                                     | 0.25 |      |      | V/ns |
| t <sub>f</sub>                  | Fall slew rate <sup>(2)</sup>          | (80% to 20%) × VDD, <a href="#">Figure 3</a>                                     | 0.25 |      |      | V/ns |
| t <sub>c</sub>                  | Cycle time LS_CLK,                     | <a href="#">Figure 2</a>   | 7.7  | 8.3  |      | ns   |
| t <sub>W(H)</sub>               | Pulse duration LS_CLK high             | 50% to 50% reference points, <a href="#">Figure 2</a>                            | 3.1  |      |      | ns   |
| t <sub>W(L)</sub>               | Pulse duration LS_CLK low              | 50% to 50% reference points, <a href="#">Figure 2</a>                            | 3.1  |      |      | ns   |
| t <sub>su</sub>                 | Setup time                             | LS_WDATA valid before LS_CLK ↑, <a href="#">Figure 2</a>                         | 1.5  |      |      | ns   |
| t <sub>h</sub>                  | Hold time                              | LS_WDATA valid after LS_CLK ↑, <a href="#">Figure 2</a>                          | 1.5  |      |      | ns   |
| t <sub>WINDOW</sub>             | Window time <sup>(1)(3)</sup>          | Setup time + Hold time, <a href="#">Figure 2</a>                                 | 3    |      |      | ns   |
| t <sub>DERATING</sub>           | Window time derating <sup>(1)(3)</sup> | For each 0.25 V/ns reduction in slew rate below 1 V/ns, <a href="#">Figure 5</a> |      | 0.35 |      | ns   |
| <b>SubLVDS</b>                  |  |  |      |      |      |      |
| t <sub>r</sub>                  | Rise slew rate                         | 20% to 80% reference points, <a href="#">Figure 4</a>                            | 0.7  | 1    |      | V/ns |
| t <sub>f</sub>                  | Fall slew rate                         | 80% to 20% reference points, <a href="#">Figure 4</a>                            | 0.7  | 1    |      | V/ns |
| t <sub>c</sub>                  | Cycle time DCLK,                       | <a href="#">Figure 6</a>   | 1.79 | 1.85 |      | ns   |
| t <sub>W(H)</sub>               | Pulse duration DCLK high               | 50% to 50% reference points, <a href="#">Figure 6</a>                            | 0.79 |      |      | ns   |
| t <sub>W(L)</sub>               | Pulse duration DCLK low                | 50% to 50% reference points, <a href="#">Figure 6</a>                            | 0.79 |      |      | ns   |
| t <sub>su</sub>                 | Setup time                             | D(0:3) valid before DCLK ↑ or DCLK ↓, <a href="#">Figure 6</a>                   |      |      |      |      |
| t <sub>h</sub>                  | Hold time                              | D(0:3) valid after DCLK ↑ or DCLK ↓, <a href="#">Figure 6</a>                    |      |      |      |      |
| t <sub>WINDOW</sub>             | Window time                            | Setup time + Hold time, <a href="#">Figure 6</a> , <a href="#">Figure 7</a>      |      |      | 0.3  | ns   |
| t <sub>LVDS-ENABLE+REFGEN</sub> | Power-up receiver <sup>(4)</sup>       |  |      |      | 2000 | ns   |

(1) Specification is for LS\_CLK and LS\_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in [Figure 3](#).

(2) Specification is for DMD\_DEN\_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in [Figure 3](#).

(3) Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns.

(4) Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.



Low-speed interface is LPSDR and adheres to the *Electrical Characteristics* and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR) JESD209B*.

Figure 2. LPSDR Switching Parameters




Figure 3. LPSDR Input Rise and Fall Slew Rate




Figure 4. SubLVDS Input Rise and Fall Slew Rate




Figure 5. Window Time Derating Concept





Figure 6. SubLVDS Switching Parameters



Note: Refer to *High-Speed Interface* for details.

Figure 7. High-Speed Training Scan Window




Figure 8. SubLVDS Voltage Parameters




Figure 9. SubLVDS Waveform Parameters




Figure 10. SubLVDS Equivalent Input Circuit




Figure 11. LPSDR Input Hysteresis





Figure 12. LPSDR Read Out

Data Sheet Timing Reference Point



See [Timing](#) for more information.

Figure 13. Test Load Circuit for Output Propagation Measurement

### 6.8 Switching Characteristics<sup>(1)</sup>


Over operating free-air temperature range (unless otherwise noted).

| PARAMETER  | TEST CONDITIONS | MIN | TYP | MAX  | UNIT |
|--|-----------------|-----|-----|------|------|
| $t_{PD}$ Output propagation, Clock to Q, rising edge of LS_CLK input to LS_RDATA output. <a href="#">Figure 12</a> | $C_L = 5$ pF    |     |     | 11.1 | ns   |
|  | $C_L = 10$ pF   |     |     | 11.3 | ns   |
|  | $C_L = 85$ pF   |     |     | 15   | ns   |
| Slew rate, LS_RDATA  |                 | 0.5 |     |      | V/ns |
| Output duty cycle distortion, LS_RDATA   |                 | 40% |     | 60%  |      |

(1) Device electrical characteristics are over *Recommended Operating Conditions* unless otherwise noted.

### 6.9 System Mounting Interface Loads

| PARAMETER  | MIN  | NOM | MAX | UNIT |
|--|--|-----|-----|------|
| Maximum system mounting interface load to be applied to the: | Electrical Interface Area (see <a href="#">Figure 14</a> )           |     | 125 | N    |
|  | Clamping and Thermal Interface Area (see <a href="#">Figure 14</a> ) |     | 67  | N    |



**Figure 14. System Interface Loads**

### 6.10 Physical Characteristics of the Micromirror Array

| PARAMETER                            |  | VALUE | UNIT              |
|--------------------------------------|--|-------|-------------------|
| Number of active columns             | See Figure 15  | 1280  | micromirrors      |
| Number of active rows                | See Figure 15  | 720   | micromirrors      |
| $\epsilon$ Micromirror (pixel) pitch | See Figure 16  | 5.4   | $\mu\text{m}$     |
| Micromirror active array width       | Micromirror pitch $\times$ number of active columns; see Figure 15 | 6.912 | mm                |
| Micromirror active array height      | Micromirror pitch $\times$ number of active rows; see Figure 15    | 3.888 | mm                |
| Micromirror active border            | Pond of micromirror (POM) <sup>(1)</sup>                           | 20    | micromirrors/side |

(1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.

Not To Scale




Figure 15. Micromirror Array Physical Characteristics





Figure 16. Mirror (Pixel) Pitch

### 6.11 Micromirror Array Optical Characteristics

| PARAMETER   | TEST CONDITIONS                 | MIN  | NOM | MAX | UNIT         |
|---|---------------------------------|------|-----|-----|--------------|
| Micromirror tilt angle                                      | DMD landed state <sup>(1)</sup> |      | 17  |     | degrees      |
| Micromirror tilt angle tolerance <sup>(2)(3)(4)(5)</sup>    |                                 | -1.4 |     | 1.4 | degrees      |
| Micromirror tilt direction <sup>(6)(7)</sup>                | Landed ON state                 |      | 180 |     | degrees      |
|   | Landed OFF state                |      | 270 |     |              |
| Micromirror crossover time <sup>(8)</sup>                   | Typical Performance             |      | 1   | 3   | µs           |
| Micromirror switching time <sup>(9)</sup>                   | Typical Performance             | 10   |     |     |              |
| Number of out-of-specification micromirrors <sup>(10)</sup> | Adjacent micromirrors           |      |     | 0   | micromirrors |
|   | Non-adjacent micromirrors       |      |     | 10  |              |

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations or system contrast variations.
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON State direction. A binary value of 0 results in a micromirror landing in the OFF State direction.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror.
- (10) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states within the specified Micromirror Switching Time.



**Figure 17. Landed Pixel Orientation and Tilt**

## 6.12 Window Characteristics

| PARAMETER <sup>(1)</sup>  |   | MIN              | NOM | MAX | UNIT               |
|---|---|------------------|-----|-----|--------------------|
| Window material designation                                       |   | Corning Eagle XG |     |     |                    |
| Window refractive index   | at wavelength 546.1 nm  | 1.5119           |     |     |                    |
| Window aperture <sup>(2)</sup>                                    |   |                  |     |     | See <sup>(2)</sup> |
| Illumination overfill <sup>(3)</sup>                              |   |                  |     |     | See <sup>(3)</sup> |
| Window transmittance, single-pass through both surfaces and glass | Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI. | 97%              |     |     |                    |
| Window Transmittance, single-pass through both surfaces and glass | Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI.  | 97%              |     |     |                    |

(1) See [Window Characteristics and Optics](#) for more information.

(2) See the package mechanical characteristics for details regarding the size and location of the window aperture.

(3) The active area of the DLP3010 device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.

## 6.13 Chipset Component Usage Specification

The DLP3010 is a component of one or more DLP chipsets. Reliable function and operation of the DLP3010 requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.

---

### NOTE

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

---


## 7 Detailed Description

### 7.1 Overview

The DLP3010 is a 0.3 inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 1280 columns by 720 rows in a square grid pixel arrangement. The electrical interface is Sub Low Voltage Differential Signaling (SubLVDS) data.

DLP3010 is part of the chipset comprising of the DLP3010 DMD, DLPC3433 or DLPC3438 display controller and DLPA200x/DLPA3000 PMIC/LED driver. To ensure reliable operation, DLP3010 DMD must always be used with DLPC3433 or DLPC3438 display controller and DLPA200x/DLPA3000 PMIC/LED driver.

### 7.2 Functional Block Diagram



(1) Details omitted for clarity.

## 7.3 Feature Description

### 7.3.1 Power Interface

The power management IC, DLPA200x/DLPA3000, contains 3 regulated DC supplies for the DMD reset circuitry: VBIAS, VRESET and VOFFSET, as well as the 2 regulated DC supplies for the DLPC3433 or DLPC3438 controller.

### 7.3.2 Low-Speed Interface

The Low Speed Interface handles instructions that configure the DMD and control reset operation. LS\_CLK is the low-speed clock, and LS\_WDATA is the low speed data input.

### 7.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs, with a dedicated clock.

### 7.3.4 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. [Figure 13](#) shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

## 7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC3433 or DLPC3438 controller. See the [DLPC3430](#) or [DLPC3435](#) controller data sheet or contact a TI applications engineer.

## 7.5 Window Characteristics and Optics

### 7.5.1 Optical Interface and System Image Quality

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

#### 7.5.1.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the ON optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display's border and/or active area could occur.

#### 7.5.1.2 Pupil Match


TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

## Window Characteristics and Optics (continued)

### 7.5.1.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

## 7.6 Micromirror Array Temperature Calculation



**Figure 18. DMD Thermal Test Points**

Micromirror array temperature can be computed analytically from measurement points on the outside of the package, the ceramic package thermal resistance, the electrical power dissipation, and the illumination heat load. The relationship between micromirror array temperature and the reference ceramic temperature is provided by the following equations:

$$T_{\text{ARRAY}} = T_{\text{CERAMIC}} + (Q_{\text{ARRAY}} \times R_{\text{ARRAY-TO-CERAMIC}}) \quad (1)$$

$$Q_{\text{ARRAY}} = Q_{\text{ELECTRICAL}} + Q_{\text{ILLUMINATION}} \quad (2)$$

$$Q_{\text{ILLUMINATION}} = (C_{\text{L2W}} \times \text{SL})$$

- $T_{\text{ARRAY}}$  = Computed DMD array temperature (°C)
- $T_{\text{CERAMIC}}$  = Measured ceramic temperature (°C), TP1 location in [Figure 18](#)
- $R_{\text{ARRAY-TO-CERAMIC}}$  = DMD package thermal resistance from array to outside ceramic (°C/W) specified in [Thermal Information](#)
- $Q_{\text{ARRAY}}$  = Total DMD power; electrical plus absorbed (calculated) (W)
- $Q_{\text{ELECTRICAL}}$  = Nominal DMD electrical power dissipation (W)
- $C_{\text{L2W}}$  = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below

## Micromirror Array Temperature Calculation (continued)

- $SL = \text{Measured ANSI screen lumens (lm)}$  (3)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 0.1W. Absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. Equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant CL2W is based on the DMD micromirror array characteristics. It assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00266 W/lm.

Sample Calculation for typical projection application:

1.  $T_{\text{CERAMIC}} = 55^{\circ}\text{C}$ , assumed system measurement; see [Recommended Operating Conditions](#) for specification limits.
2.  $SL = 300 \text{ lm}$
3.  $Q_{\text{ELECTRICAL}} = 0.100 \text{ W}$
4.  $CL2W = 0.00266 \text{ W/lm}$
5.  $Q_{\text{ARRAY}} = 0.100 + (0.00266 \times 300) = 0.898 \text{ W}$
6.  $T_{\text{ARRAY}} = 55^{\circ}\text{C} + (0.898 \text{ W} \times 5.4^{\circ}\text{C/W}) = 59.84^{\circ}\text{C}$

## 7.7 Micromirror Landed-On/Landed-Off Duty Cycle

### 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On state versus the amount of time the same micromirror is landed in the Off state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On state 100% of the time (and in the Off state 0% of the time), whereas 0/100 would indicate that the pixel is in the Off state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.

### 7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

### 7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in [Figure 1](#). The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the

## Micromirror Landed-On/Landed-Off Duty Cycle (continued)

usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature that the DMD should be operated at for a given long-term average Landed Duty Cycle.

### 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in [Table 1](#).

**Table 1. Grayscale Value and Landed Duty Cycle**

| Grayscale Value | Landed Duty Cycle |
|-----------------|-------------------|
| 0%              | 0/100             |
| 10%             | 10/90             |
| 20%             | 20/80             |
| 30%             | 30/70             |
| 40%             | 40/60             |
| 50%             | 50/50             |
| 60%             | 60/40             |
| 70%             | 70/30             |
| 80%             | 80/20             |
| 90%             | 90/10             |
| 100%            | 100/0             |

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where “color cycle time” is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

$$\text{Landed Duty Cycle} = (\text{Red\_Cycle\_}\% \times \text{Red\_Scale\_Value}) + (\text{Green\_Cycle\_}\% \times \text{Green\_Scale\_Value}) + (\text{Blue\_Cycle\_}\% \times \text{Blue\_Scale\_Value})$$

where

Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_% represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point. (4)

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, blue color intensities would be as shown in [Table 2](#).

**Table 2. Example Landed Duty Cycle for Full-Color Pixels**

| Red Cycle Percentage | Green Cycle Percentage | Blue Cycle Percentage |
|----------------------|------------------------|-----------------------|
| 50%                  | 20%                    | 30%                   |


  

| Red Scale Value | Green Scale Value | Blue Scale Value | Landed Duty Cycle |
|-----------------|-------------------|------------------|-------------------|
| 0%              | 0%                | 0%               | 0/100             |
| 100%            | 0%                | 0%               | 50/50             |
| 0%              | 100%              | 0%               | 20/80             |
| 0%              | 0%                | 100%             | 30/70             |
| 12%             | 0%                | 0%               | 6/94              |
| 0%              | 35%               | 0%               | 7/93              |
| 0%              | 0%                | 60%              | 18/82             |
| 100%            | 100%              | 0%               | 70/30             |
| 0%              | 100%              | 100%             | 50/50             |
| 100%            | 0%                | 100%             | 80/20             |
| 12%             | 35%               | 0%               | 13/87             |
| 0%              | 35%               | 60%              | 25/75             |
| 12%             | 0%                | 60%              | 24/76             |
| 100%            | 100%              | 100%             | 100/0             |

The last factor to account for in estimating the Landed Duty Cycle is any applied image processing. Within the DLP Controller DLPC3433/DLPC3438, the two functions which affect Landed Duty Cycle are Gamma and IntelliBright™.

Gamma is a power function of the form  $Output\_Level = A \times Input\_Level^{Gamma}$ , where A is a scaling factor that is typically set to 1.

In the DLPC3430/DLPC3435 controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in Figure 19.



**Figure 19. Example of Gamma = 2.2**

From Figure 19, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value will be 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

The IntelliBright algorithms content adaptive illumination control (CAIC) and local area brightness boost (LABB) also apply transform functions on the gray scale level of each pixel.

But while amount of gamma applied to every pixel (of every frame) is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply a different amounts of either boost or compression to every pixel of every frame.

Consideration must also be given to any image processing which occurs before the DLPC3433 or DLPC3438 controller.

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC3433/DLPC3438 controller. The new high tilt pixel in the side illuminated DMD increases brightness performance and enables a smaller system electronics footprint for thickness constrained applications. Applications of interest include projection embedded in display devices like smartphones, tablets, cameras, and camcorders. Other applications include wearable (near-eye) displays, battery powered mobile accessory, interactive display, low-latency gaming display, and digital signage.

DMD power-up and power-down sequencing is strictly controlled by the DLPA200x/DLPA3000. Refer to Power Supply Recommendations for power-up and power-down specifications. To ensure reliable operation, DLP3010 DMD must always be used with DLPC3433 or DLPC3438 display controller and DLPA200x/DLPA3000 PMIC/LED driver.

### 8.2 Typical Application

A common application when using the DLPC3433/DLPC3438 is for creating a pico-projector that can be used as an accessory to a smartphone, tablet or a laptop. The DLPC3433/DLPC3438 in the pico-projector receives images from a multimedia front end within the product as shown in the following figure.




Figure 20. Typical Application Diagram

## Typical Application (continued)

### 8.2.1 Design Requirements

A pico-projector is created by using a DLP chip set comprised of DLP3010 DMD, a DLPC3433/DLPC3438 controller and a DLPA200x/DLPA3000 PMIC/Led driver. The DLPC3433/DLPC3438 controller does the digital image processing, the DLPA200x/DLPA3000 provides the needed analog functions for the projector, and DLP3010 DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chip set, other chips may be needed. At a minimum a Flash part is needed to store the software and firmware to control the DLPC3433/DLPC3438 controller.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico-projector.

For connecting the DLPC3433/DLPC3438 controller to the multimedia front end for receiving images parallel interface is used. When the parallel interface is used, I2C should be connected to the multimedia front end for sending commands to the DLPC3433/DLPC3438 controller and configuring the DLPC3433/DLPC3438 controller for different features.


### 8.2.2 Detailed Design Procedure

For connecting together the DLPC3433/DLPC3438 controller, the DLPA200x/DLPA3000, and the DLP3010 DMD, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

### 8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in [Figure 21](#). For the LED currents shown, it's assumed that the same current amplitude is applied to the red, green, and blue LEDs.



**Figure 21. Luminance vs Current**

## 9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: VSS, VDD, VDDI, VOFFSET, VBIAS, and VRESET. DMD power-up and power-down sequencing is strictly controlled by the DLPA200x devices.

### CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

VDD, VDDI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to [Figure 23](#). VSS must also be connected.

### 9.1 Power Supply Power-Up Procedure


- During power-up, VDD and VDDI must always start and settle before VOFFSET, VBIAS, and VRESET voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in [Recommended Operating Conditions](#). Refer to [Table 3](#) and the [Layout Example](#) for power-up delay requirements.
- During power-up, the DMD's LPSDR input pins shall not be driven high until after VDD and VDDI have settled at operating voltage.
- During power-up, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS. Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in [Figure 22](#).

### 9.2 Power Supply Power-Down Procedure

- Power-down sequence is the reverse order of the previous power-up sequence. VDD and VDDI must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within 4 V of ground.
- During power-down, it is not mandatory to stop driving VBIAS prior to VOFFSET, but it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in [Recommended Operating Conditions](#) (Refer to Note 2 for [Figure 22](#)).
- During power-down, the DMD's LPSDR input pins must be less than VDDI, the specified limit shown in [Recommended Operating Conditions](#).
- During power-down, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in [Figure 22](#).

### 9.3 Power Supply Sequencing Requirements

DRAWING NOT TO SCALE.  
 DETAILS OMITTED FOR CLARITY.




- (1) Refer to [Table 3](#) and [Figure 23](#) for critical power-up sequence delay requirements.
- (2) To prevent excess current, the supply voltage delta  $|VBIAS - VOFFSET|$  must be less than specified in [Recommended Operating Conditions](#). OEMs may find that the most reliable way to ensure this is to power VOFFSET prior to VBIAS during power-up and to remove VBIAS prior to VOFFSET during power-down. Refer to [Table 3](#) and [Figure 23](#) for power-up delay requirements.
- (3) To prevent excess current, the supply voltage delta  $|VBIAS - VRESET|$  must be less than specified limit shown in [Recommended Operating Conditions](#).
- (4) When system power is interrupted, the DLPA200x initiates hardware power-down that disables VBIAS, VRESET and VOFFSET after the Micromirror Park Sequence.
- (5) Drawing is not to scale and details are omitted for clarity.

**Figure 22. Power Supply Sequencing Requirements (Power Up and Power Down)**

**Power Supply Sequencing Requirements (continued)**

**Table 3. Power-Up Sequence Delay Requirement**

| PARAMETER    |   | MIN | MAX | UNIT |
|--------------|---|-----|-----|------|
| $t_{DELAY}$  | Delay requirement from VOFFSET power up to VBIAS power up           | 2   |     | ms   |
| $V_{OFFSET}$ | Supply voltage level during power-up sequence delay (see Figure 23) |     | 6   | V    |
| $V_{BIAS}$   | Supply voltage level during power-up sequence delay (see Figure 23) |     | 6   | V    |



A. Refer to Table 3 for VOFFSET and VBIAS supply voltage levels during power-up sequence delay.

**Figure 23. Power-Up Sequence Delay Requirement**

## 10 Layout

### 10.1 Layout Guidelines

There are no specific layout guidelines for the DMD as typically DMD is connected using a board to board connector to a flex cable. Flex cable provides the interface of data and Ctrl signals between the DLPC343x controller and the DLP3010 DMD. For detailed layout guidelines refer to the layout design files. Some layout guideline for the flex cable interface with DMD are:

- Match lengths for the LS\_WDATA and LS\_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer [Figure 24](#).
- Minimum of two 100-nF decoupling capacitor close to VBIAS. Capacitor C6 and C7 in [Figure 24](#).
- Minimum of two 100-nF decoupling capacitor close to VRST. Capacitor C9 and C8 in [Figure 24](#).
- Minimum of two 220-nF decoupling capacitor close to VOFS. Capacitor C5 and C4 in [Figure 24](#).
- Minimum of four 100-nF decoupling capacitor close to Vcci and Vcc. Capacitor C1, C2, C3 and C10 in [Figure 24](#).

### 10.2 Layout Example




Figure 24. Power Supply Connections

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 器件命名规则




图 25. 器件型号 说明

#### 11.1.2 器件标记

器件标记包括清晰可辨的字符串 GHJJJK DLP3010FQK。GHJJJK 是批次跟踪代码。DLP3010FQK 是器件部件号。))




图 26. DMD 标记

## 11.2 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持和社区资源、工具和软件，以及样片或购买的快速访问。

表 4. 相关链接

| 器件       | 产品文件夹                | 样片与购买                | 技术文档                 | 工具与软件                | 支持与社区                |
|----------|----------------------|----------------------|----------------------|----------------------|----------------------|
| DLP3010  | <a href="#">单击此处</a> |
| DLPC3433 | <a href="#">单击此处</a> |
| DLPC3438 | <a href="#">单击此处</a> |
| DLPA2005 | <a href="#">单击此处</a> |
| DLPA3000 | <a href="#">单击此处</a> |

## 11.3 社区资源

### 11.3.1 Community Resources

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范 and 标准且不一定反映 TI 的观点；请见 TI 的[使用条款](#)。

**TI E2E™ Online Community** The TI engineer-to-engineer (E2E) community was created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

## 11.4 商标

IntelliBright, E2E are trademarks of Texas Instruments.  
DLP is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

## 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

| Orderable part number       | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier  | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------------|---------------|----------------------|-----------------|------------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">DLP3010AFQK</a> | Active        | Production           | CLGA (FQK)   57 | 120   JEDEC TRAY (5+1) | Yes         | NIAU                                 | N/A for Pkg Type                  | 0 to 70      |                     |
| DLP3010AFQK.B               | Active        | Production           | CLGA (FQK)   57 | 120   JEDEC TRAY (5+1) | Yes         | NIAU                                 | N/A for Pkg Type                  | 0 to 70      |                     |
| DLP3010FQK                  | Obsolete      | Production           | CLGA (FQK)   57 | -                      | -           |                                      |                                   | -            |                     |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TRAY**


Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal




| Device        | Package Name | Package Type | Pins | SPQ | Unit array matrix | Max temperature (°C) | L (mm) | W (mm) | K0 (µm) | P1 (mm) | CL (mm) | CW (mm) |
|---------------|--------------|--------------|------|-----|-------------------|----------------------|--------|--------|---------|---------|---------|---------|
| DLP3010AFQK   | FQK          | CLGA         | 57   | 120 | 10 x 12           | 150                  | 315    | 135.9  | 12190   | 23      | 31      | 16.2    |
| DLP3010AFQK.B | FQK          | CLGA         | 57   | 120 | 10 x 12           | 150                  | 315    | 135.9  | 12190   | 23      | 31      | 16.2    |

© COPYRIGHT 2013 TEXAS INSTRUMENTS  
UN-PUBLISHED. ALL RIGHTS RESERVED.

| REVISIONS |  |           |     |
|-----------|--|-----------|-----|
| REV       | DESCRIPTION                                  | DATE      | BY  |
| A         | ECO 2133835: INITIAL RELEASE                 | 6/6/2013  | BMH |
| B         | ECO 2134093: CORRECT WINDOW THK TOL, ZONE B6 | 6/17/2013 | BMH |
| C         | ECO 2186947: ADD APERTURE SLOTS PICTORIALY   | 4/8/2020  | PPC |


NOTES UNLESS OTHERWISE SPECIFIED:

- 1 DIE PARALLELISM TOLERANCE APPLIES TO DMD ACTIVE ARRAY ONLY.
- 2 ROTATION ANGLE OF DMD ACTIVE ARRAY IS A REFINEMENT OF THE LOCATION TOLERANCE AND HAS A MAXIMUM ALLOWED VALUE OF 0.6 DEGREES.
- 3 BOUNDARY MIRRORS SURROUNDING THE DMD ACTIVE ARRAY.
- 4 NOTCH DIMENSIONS ARE DEFINED BY UPPERMOST LAYERS OF CERAMIC, AS SHOWN IN SECTION A-A.
- 5 ENCAPSULANT TO BE CONTAINED WITHIN DIMENSIONS SHOWN IN VIEW C (SHEET 2). NO ENCAPSULANT IS ALLOWED ON TOP OF THE WINDOW.
- 6 ENCAPSULANT NOT TO EXCEED THE HEIGHT OF THE WINDOW.
- 7 DATUM B IS DEFINED BY A DIA. 2.5 PIN, WITH A FLAT ON THE SIDE FACING TOWARD THE CENTER OF THE ACTIVE ARRAY, AS SHOWN IN VIEW B (SHEET 2).
- 8 WHILE ONLY THE THREE DATUM A TARGET AREAS A1, A2, AND A3 ARE USED FOR MEASUREMENT, ALL 4 CORNERS SHOULD BE CONTACTED, INCLUDING E1, TO SUPPORT MECHANICAL LOADS.




SECTION A-A  
NOTCH OFFSETS


|   |  |  |   |
|---|--|--|---|
| UNLESS OTHERWISE SPECIFIED<br>● DIMENSIONS ARE IN MILLIMETERS<br>● TOLERANCES:<br>ANGLES ± 1'<br>2 PLACE DECIMALS ± 0.25<br>1 PLACE DECIMALS ± 0.50<br>● DIMENSIONAL LIMITS APPLY BEFORE PROCEEDING<br>● INTERPRET DIMENSIONS IN ACCORDANCE WITH ASME Y14.5M-1994<br>● REMOVE ALL BURRS AND SHARP EDGES<br>● PARENTHETICAL INFORMATION FOR REFERENCE ONLY | DRAWN<br>B. HASKETT<br>ENGINEER<br>B. HASKETT<br>QA/CE<br>P. KONRAD<br>CM<br>S. SUSI | DATE<br>6/6/2013<br>6/6/2013<br>6/7/2013<br>6/6/2013 | TEXAS INSTRUMENTS<br>Dallas, Texas<br>TITLE<br>ICD, MECHANICAL, DMD,<br>.3 720p SERIES 245<br>(FQK PACKAGE) |
|   | APPROVED<br>R. LONG<br>6/6/2013  | DATE<br>6/10/2013                                    |   |
|   | APPLICATION<br>NEXT ASSY USED ON<br>0314DA   | SIZE<br>D  |   |
|   | THIRD ANGLE PROJECTION   | SCALE<br>20:1  |   |




VIEW B  
DATUMS A, B, C, AND E  
(FROM SHEET 1)





VIEW C 5  
ENCAPSULANT MAXIMUM X/Y DIMENSIONS  
(FROM SHEET 1)



VIEW D  
ENCAPSULANT MAXIMUM HEIGHT



**VIEW E**  
WINDOW AND ACTIVE ARRAY  
(FROM SHEET 1)



**VIEW H-H**  
BACK SIDE METALLIZATION  
(FROM SHEET 1)

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月