

TI Designs: TIDA-01410

多个 PLL 合成器的相位同步参考设计



说明

许多应用需要两个或多个具有可调节相位关系的相同频率的输出。例如，多时钟数据转换器、光束控制和智能天线。TIDA-01410 设计使用两个 LMX2594 合成器生成两个相位相干输出，同时提供非常精细的相位调整功能。LMX2594 可在 10 MHz 至 15 GHz 范围内实现广泛的频率调节。如果印刷电路板 (PCB) 上的输出信号相距较远且设计人员希望避免在 PCB 上长距离路由高频信号，使用多个器件是一种不错的方法。

资源

TIDA-01410	设计文件夹
LMX2594	产品文件夹
PLLATINUMSIM-SW	PLLatinum 仿真软件
TICSPRO-SW	TICSPRO 软件





咨询我们的 E2E 专家

特性

- 输出频率范围为 10MHz 至 15GHz
- 输入时钟频率介于 5MHz 至 1400MHz 之间
- 相干且可调的输出相位

应用

- 无线通信测试仪
- 半导体测试仪
- 信号发生器
- 函数/任意波形
- 示波器
- 频谱分析仪
- 矢量信号分析仪
- 网络分析仪
- 雷达
- 军需品和目标应用



该 TI 参考设计末尾的重要声明表述了授权使用、知识产权问题和其他重要的免责声明和信息。

1 System Description

The TIDA-01410 design uses two LMX2594 synthesizers to generate two phase coherent outputs locked to the same input reference. Both phase-locked loops (PLLs) have identical routing so that the phase can be controlled. The devices can be synchronized through software or pin. The synthesizers can be programmed independently or together by using the programming switches on the board.

Phase synchronization between two PLL synthesizers is very useful for many applications. One such application is test equipment that uses multiple data converters for higher performance. Having clocks with that are high frequency with coherent and adjustable phase are required to clock these converters and allows them to be interleaved for higher performance. This technique is relevant for wireless communication testers, semiconductor testers, functional and arbitrary waveform generators, oscilloscopes, spectrum analyzers, signal analyzers, and network analyzers. Other applications may use two or more elements with adjustable phases for beam steering, smart antennas, and RADAR.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Output frequency range	10 MHz to 15 GHz
Input frequency range	5 MHz to 1400 MHz
Input voltage range	3.15 V to 3.45 V; 3.3-V nominal

表 2. Loop Filter

PARAMETER	VALUE
VCO frequency	7.5 MHz to 15 MHz
Phase detector frequency	200 MHz
Charge pump gain	15 mA
Loop bandwidth	250 kHz
C1_LF	0.39 nF
C2_LF	68 nF
C3_LF	1.8 nF
R2_LF	68 Ω
R3_LF	18 Ω

The loop filter is designed for a 200-kHz phase detector frequency for optimal jitter. If the phase detector frequency requires a significant change, such as in a case when the channel divider is used (due to the extra division in the input path), then the loop filter remains stable and demonstrates the phase relationship. However, the loop filter should be redesigned if the designer wishes to optimize jitter.

2 System Overview

2.1 Block Diagram




图 1. TIDA-01410 Block Diagram

2.2 System Design Theory

The TIDA-01410 reference design features two LMX2594 devices that are capable of demonstrating the use of two synthesizers to generate two outputs that are coherent but adjustable in phase. This design theory has two components: synchronization and phase adjustment. Synchronization involves setting up the devices to maintain the same phase relationship every time they are programmed or the power is cycled. Phase adjustment is the ability to adjust the phase, which is simply referred to as phase adjust.

One important consideration for synchronizing the LMX2594 device in phase is the treatment of the channel divider after the VCO. The approach of the LMX2594 is to include part of this divide inside the feedback loop (known as the IncludedChannelDivide) and then put the rest of the divide outside the loop. This included divide has implications to phase synchronization and phase shifting (see 表 3).

表 3. IncludedChannelDivide

CHANNEL DIVIDER VALUE	IncludedChannelDivide
Bypass	1
6, 12, 48, 72, 96, 384, 768	6
All other values	4

2.2.1 Theory of Phase Synchronization

The first step in establishing two outputs to be phase coherent is to ensure that the phase relationship can be made to be the same every time. One thing that can cause the phase relationships to be different is if there are dividers involved. For instance, whenever a signal is divide-by-two there are two possible output phases, which requires the designer to take action. If this divider is inside the PLL feedback loop (PLL_N), then the correct phase is always found by the PLL loop itself and no synchronization is required. However, if this divider is outside the loop, such as in the case of using the input divider (PLL_R), then the designer must provide a synchronization signal. This scenario also applies to the divider after the VCO (CHDIV). Synchronization may also be required when fractional circuitry is involved.

The key to synchronization is to provide a SYNC signal. This signal marks the specific edge of the input signal (OSCin) that is to be used. In some situations the timing of this signal is not critical, but it is still necessary to put the device in SYNC mode and send a pulse. This scenario is referred to as category 2. In other situations, the timing of this SYNC signal is critical. This scenario is referred to as category 3. Refer to the [LMX2594 High Performance, Wideband PLLatinum™ RF Synthesizer with Integrated VCO](#) datasheet[1] and the following [图 2](#) for more details on the synchronization process.




图 2. SYNC Categories Flow Chart

In the case that the output frequency is a multiple of the input frequency, the timing of this synchronization pulse is not critical, with the exception of where the fractional mode is used with MASH_SEED > 0. In the case of non-critical timing, sometimes no synchronization pulse is required and other times it is and can be done by toggling the VCO_PHASE_SYNC bit ("software sync"). In other cases of non-critical timing, the choice of which input clock rising edge is selected is important and this is referred to as a timing critical sync. The onboard SYNC SMA input can be used for a timing critical sync. This input can be driven with another device such as an LMK04828 or LMX2594 evaluation board to produce a SYNC signal that is far from the rising edge of the input reference clock. The board also allows connection of this SYNC input to the programmable header through resistor R26, which is good for debugging purposes. The SYNC pulse sent by the TICS Pro software is *not* synchronous to OSCin, but the setup is easy to proceed with as long as user is aware that TICS Pro may send the SYNC signal right on the rising edge of OSCin on rare occasions.

注: If using the SYNC pin, be sure that the SYNC_IGNORE bit is disabled. If the SYNC_IGNORE bit is disabled, ensure that the SYNC input is not floating.

2.2.2 Theory of Phase Shift

After establishing the deterministic phase of the devices, the next task is enable phase shifting. The input and output traces are matched to reduce skew resulting from the board; however, there may still be some phase error introduced by differences in the delays through the components on these traces. The MASH_SEED word can be used to make fine adjustments for this phase error and remain the same for every power cycle. The phase adjustment due to this MASH_SEED is calculated using 公式 1:

$$\text{Delay (in degrees)} = \text{MASH_SEED} \times \frac{(\text{IncludedChannelDivide})}{(\text{PLL_DEN} \times \text{CHDIV})} \quad (1)$$

where,

- MASH_SEED is the programmed value for MASH_SEED
- IncludedChannelDivide is the portion of the channel divide that SYNC mode includes in the feedback loop (discussed further in the datasheet)
- PLL_DEN is the fractional denominator
- CHDIV is the channel divide value.

注: If the SYNC pin or MASH_RST_N bit is toggled, the seed value in the accumulator is MASH_SEED. However, if the MASH_SEED value is programmed, this value is added to the value in the accumulator. For instance, if the user presses the ENTER key with the cursor in the MASH_SEED box in TICS Pro, the phase increments each time.

When the device is in SYNC mode (VCO_PHASE_SYNC = 1), part of the channel divider may be put in the feedback loop. The part of the divider that is included is the IncludedChannelDivide.

注: The fractional denominator, PLL_DEN, must be a factor of the IncludedChannelDivide if MASH_SEED > 0.

Phase shifting is possible for integer values of N. In this case, the device is still in fractional mode, but the numerator is zero. Some freedom of choice exists for choosing the denominator, but there is a strategy. Programming non-zero seed values can actually produce fractional spurs with a numerator of zero. Therefore, optimal spurs are obtained when MASH_SEED is a multiple of IncludedChannelDivide and the fractional denominator is set to $k \times \text{IncludedChannelDivide}$, where k is a positive integer that has no factors of 2 or 3. Sub-fractional spurs can be avoided using this strategy. For example, if the channel divide is 4 then IncludedChannelDivide would be 4. Good choices for the fractional denominator would be 4, 20, 28, 44, 52, 68, and so forth. If MASH_SEED is incremented in steps of IncludedChannelDivide, then there are no resulting sub-fractional spurs. MASH_SEED can still be incremented in smaller increments; however, the sub-fractional spurs are still present despite being minimal.

2.3 Highlighted Products

2.3.1 LMX2594

The LMX2594 is a high-performance, wideband PLL with integrated VCOs that can generate any frequency from 10 MHz to 15 GHz without using an internal doubler, which eliminates the requirement for sub-harmonic filters. The high performance PLL with a -236 -dBc/Hz figure of merit and high phase detector frequency can attain very low in-band noise and integrated jitter. The high speed N-divider has no pre-divider, thus significantly reducing the amplitude and number of spurs. The device also has a programmable input multiplier to mitigate integer boundary spurs. The LMX2594 allows users to synchronize the output of multiple devices and also enables applications that require deterministic delay between input and output. A frequency ramp generator can synthesize up to two segments of ramp in an automatic ramp generation option or a manual option for maximum flexibility. The fast calibration algorithm allows changing frequencies faster than $20 \mu\text{s}$. The LMX2594 adds support for generating or repeating SYSREF (compliant to JESD204B standard), which makes it an ideal low-noise clock source for high-speed data converters. Fine delay adjustment (9-ps resolution) is provided in this configuration to account for delay differences of board traces. The output drivers within LMX2594 deliver output power as high as 7 dBm at a 15-GHz carrier frequency. The device runs from a single 3.3-V supply and has integrated low-dropout (LDOs) regulators that eliminate the requirement for onboard LDOs.

3 Getting Started Hardware and Software

3.1 Hardware Setup

图 3 shows an outline of the hardware setup.




图 3. Hardware Setup

3.1.1 Power

Set the power supply to 3.3 V and connect this to the Vcc input SMA. Set the current limit to 1 A.

3.1.2 Input Signal

Connect the input signal to the OSCin SMA. A 100-MHz input signal has been used to obtain the test results in this reference design. Simply use a signal source if a timing critical SYNC is not required; however, if a timing SYNC is required, then consider using something that can produce a SYNC pulse that occurs on the rising edge of the input clock, such as the LMX2594 board (using RFoutB as SYSREF) or the LMK04828 EVM.

If using a noisy signal source, such as a signal generator, be aware that this can dominate close-in phase noise.

3.1.3 Output Signal

Connect the RFout1 and RFout2 outputs to an oscilloscope. Ensure that C13 and C30 are in place and that C13p and C30p are open.

3.1.4 Programming Interface

Connect the laptop to the board using the USB2ANY or ReferencePro interface. For more details, refer to the [LMX2594 EVM Instructions – 15-GHz Wideband Low Noise PLL With Integrated VCO](#) user's guide[2] to use the TICS Pro graphical user interface (GUI) for programming.

3.2 Programming Switches

This reference design has two banks of switches, one for each LMX2594 synthesizer. Each set of switches has four switches for CSB, SCK, SDA, and MUXout and all four switches in the set should be either ON or OFF altogether. If both sets of switches are ON, then both devices are programmed to the same setting. However, if the designer wants to program the synthesizers to different settings, as would be the case when using MASH_SEED, then the switches on one of the devices can be turned OFF so that the other device is not programmed. With this set of instructions using switches, a single programming interface can be used to program both devices.

3.3 Software

3.3.1 Download Texas Instruments Clock and Synthesizers (TICS) Pro Software

1. Download the TICS Pro Software from TI.com: <http://www.ti.com/tool/TICSPRO-SW>.
2. To start the software, open the *TICS PRO.exe* from the installed directory.

4 Testing and Results

4.1 Test Setup

The following test results were obtained using an 8-GHz oscilloscope and the test setup in 图 4. The skew between channel 1 and channel 2 has been adjusted to de-skew the signals for the initial setup, but remain unchanged.




图 4. Test Setup

4.2 Test Data

4.2.1 Non-Critical Timing SYNC Example




图 5. TICSPro Software Setup for Non-Critical Timing Case

The following figures show the results before (图 6) and after (图 7) VCO_PHASE_SYNC_EN is toggled.



图 6. Non-Timing Critical Example Before SYNC Pulse



图 7. Non-Critical SYNC Example After SYNC Pulse

4.2.2 Phase Shift Using MASH_SEED

Using the setup in 图 5 a starting point, the MASH_SEED word can be used to shift the phase. In this case, the SYNC is not timing critical because the output frequency is a multiple of the input frequency. The fractional denominator is 4, the included channel divide is 4, and the channel divide is 24; therefore, the designer can determine that each increment in the MASH_SEED represents a phase shift of: $360 \times 4 / (4 \times 24) = 15^\circ$. So incrementing the MASH_SEED by 6 represents a 90° phase shift, which was the measured result. The oscilloscope was triggered on the PLL that was not shifted and the increment in the MASH_SEED caused a delay, which effectively causes a phase shift to the left. The MASH_RST_N bit was toggled each time the seed was changed, which can also be achieved with the SYNC pin. Note that when MASH_SEED = 6 or 18, there are sub-fractional spurs, but they are very low and far from the carrier (see 图 8).




图 8. Phase Shift Using MASH_SEED

4.3 Timing Critical SYNC Example

In this example, the output frequency is clearly not a multiple of the input frequency, which means the timing of the SYNC pin is critical (see 图 9).

The screenshot shows the TICS Pro software interface for the LMX2594 PLL synthesizer. The main window displays the PLL configuration parameters and the resulting output frequencies. The input frequency (Fosc) is 100 MHz. The divider values are N=32, R=2, and the calculated channel divide is 6. The output frequencies are RFoutA = 801.66914534 MHz and RFoutB = 801.66914534 MHz. The interface also shows calibration settings for VCO and MASH, and a log of register writes at the bottom.

Approximate Current (mA) = 387

Effective Charge Pump Gain = 15 mA

Approximate VCO Gain (MHz/V) = 86

Fvco = 9620.029744089 MHz

RFoutA = 801.66914534 MHz

RFoutB = 801.66914534 MHz

Interpolator Frequency = 405.5639 MHz

MASH and Phase Synchronization

SYSREF

Write Register R0x22 as 0x22 0000

Write Register R0x24 as 0x24 0021

Write Register R0x22 as 0x22 0000

Write Register R0x24 as 0x24 0020

Toggled SYNC Pin

Protocol: SPI

Connection Mode: ABSCAN

图 9. Timing Critical Setup Example



图 10. Timing Critical Example before SYNC




图 11. Timing Critical Example After SYNC

5 Design Files

5.1 Schematics

To download the schematics, see the design files at [TIDA-01410](#).

5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01410](#).

5.3 PCB Layout Recommendations




图 12. TIDA-01410 Layer Stack Up Information

Rogers 4003 was chosen for high-frequency performance.

5.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01410](#).

5.3.2 Layout Guidelines

Overall, the layout guidelines are similar to most other PLL devices. The following guidelines list the ideal layout:

- Place output pull-up components close to the pin.
- Ensure that the input signal trace is well-matched.
- For the routing of the outputs, single-ended is chosen so that trace lengths can be kept short and equal length. Pullup components should be as close to the pin as possible. The unused side was sent to the back side of the board through a via with the loading symmetrical to the used side.

图 13 shows an example layout of the LMX2594 board.




图 13. LMX2594 Layout Example

For more information, see the [LMX2594 Datasheet\[1\]](#) and the [LMX2594EVM User's Guide\[3\]](#).

5.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01410](#).

5.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01410](#).

5.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01410](#).

6 Software Files

To download the software files, see the design files at [TIDA-01410](#).

7 Related Documentation

1. Texas Instruments, [LMX2594 High Performance, Wideband PLLatinum™ RF Synthesizer with Integrated VCO](#), LMX2594 Datasheet (SNAS646)
2. Texas Instruments, [LMX2594 EVM Instructions – 15-GHz Wideband Low Noise PLL With Integrated VCO](#), LMX2594EVM User's Guide (SNAU210)
3. Texas Instruments, [LMX2594EVM High Performance, Wideband PLLatinum™ RF Synthesizer Evaluation Board Operating Instructions](#), LMX2594EVM User's Guide (SNAU195)
4. Texas Instruments, [WEBENCH® Design Center](#), (<http://www.ti.com/webench>)

7.1 商标

WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

8 About the Author

DEAN BANERJEE is an applications engineer with Texas Instruments working with PLL synthesizers and is the author of [PLL Performance, Simulation, and Design](#).

有关 TI 设计信息和资源的重要通知

德州仪器 (TI) 公司提供的技术、应用或其他设计建议、服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用；如果您（个人，或如果是代表贵公司，则为贵公司）以任何方式下载、访问或使用了任何特定的 TI 资源，即表示贵方同意仅为该等目标，按照本通知的条款进行使用。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。

您理解并同意，在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，以及您的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。您就您的应用声明，您具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。您同意，在使用或分发包含 TI 产品的任何应用前，您将彻底测试该等应用和该等应用所用 TI 产品的功能。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

您只有在为开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对 TI 资源及其使用作出所有其他明确或默认的保证或陈述，包括但不限于对准确性或完整性、产权保证、无复发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。

TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为您辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

您同意向 TI 及其代表全额赔偿因您不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

本通知适用于 TI 资源。另有其他条款适用于某些类型的材料、TI 产品和服务的使用和采购。这些条款包括但不限于适用于 TI 的半导体产品 (<http://www.ti.com/sc/docs/stdterms.htm>)、[评估模块](http://www.ti.com/sc/docs/sampters.htm)和样品 (<http://www.ti.com/sc/docs/sampters.htm>) 的标准条款。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司