


PSM Power Entry Terminal

600V, 60A Screw Terminal Block



NOTE: T1 is a provision for a common mode choke. If populating T1, do not populate R9 and R10. If not populating T1, populate R9 and R10 to bypass T1.

NOTE: TERMINAL_N connects to a dedicated EMC ground plane to provide a capacitive coupling plane to reference ground. TVS diode D3 clamps TERMINAL_L to the EMC ground plane and, ultimately, the TERMINAL_N return pin.

NOTE: Common mode choke T1 is placed after the TVS diode D3 to protect it from high voltage transients due to ESD or EFT events.

NOTE: Capacitor C9 works with the TVS diode clamp to prevent high-frequency transients on the input rail.

NOTE: Capacitor C10 provides smoothing of the input rail after the TVS clamp and common mode choke.

PSM Isolated IO Terminal

This terminal provides access to a UART port to communicate with the CSM. The UART interface is isolated, and a 2.8V to 5V rail must be provided.


NOTE: TVS protection diodes U3, U4, and U6 make up the primary ESD clamp in the IO domain.

NOTE: Resistors R3/R4 form a low pass filter with capacitors C2/C3, with a cutoff frequency of approximately 3 MHz.

NOTE: LED D2 indicates that the isolated (terminal) side of the IO domain is powered.

CSM Interface Headers

2x2 0.1 Pitch Header Interface to the Capacitive Sensing Module (CSM)




CSM Low Voltage DC Supply

100mA Maximum Drive

Allows for fixed-output or adjustable-output versions of the linear regulator
Supplies CSM and Isolated Communications Block (Internal Side)

NOTE: LED D1 indicates that the CSM is powered.

NOTE: Resistors R7 and R8 form the feedback circuit for the linear regulator U1. For a fixed-output regulator, R7 must be a 0-ohm, and R8 must be a DNP. For an adjustable-output regulator, R7 and R8 may be set as required to achieve the desired output voltage.



PCB LOGO
Texas Instruments

HS_LABEL1



CAUTION HOT SURFACE

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: No	Designed for: Public Release	Mod. Date: 5/26/2016
TID #: TIDM-CAPTOUCHEMCREF	Project Title: Noise Tolerant Capacitive Touch HMIs	
Number: PSM-12VDCTO3P3VDC	Rev: B	Sheet Title: Schematic
SVN Rev: Version control disabled	Assembly Variant: With Choke	Sheet: 1 of 1
Drawn By: W. Schnoor	File: PSM-12VDCTO3P3VDC.SchDoc	Size: B
Engineer: Walter Schnoor	Contact:	http://www.ti.com
		© Texas Instruments 2016