

Power Management Software Overview


(TDA2xx/TDA2ex/TDA2px/TDA3xx)

Agenda

- PRCM Hardware Overview
 - Voltage, Power, Clock Domains, Module Level
- How to keep Power consumption in check?
 - Initialize the system:
 - Set power state for different Modules.
 - Set the clock rate for CPUs.
 - Dynamic Power Management
 - Software Thermal Management
- Power Management (PM) Software Stack Overview
 - PMHAL
 - PMLIB

PRCM Hardware Overview



PRCM Hardware Overview



Module PM


Master Standby

- Valid for Initiators to the Interconnect.
- When Master does not want clocks configure IP level SYSCONFIG MIDDLEMODE or STANDBYMODE.
- PRCM reflects status in CLKCTRL[x].STBYST




Slave Idle

- Valid for modules which respond to requests.
- Configure PRCM register CLKCTRL.MODULEMODE.
- Configure IP level SYSCONFIG SIDLEMODE or IDLEMODE.
- PRCM reflects status in CLKCTRL[x].IDLEST



Clock Domain (CD) PM

- Clock domain allows control of the dynamic/active power consumption of the device.
- Device has multiple Clock Domains. Each Clock domain may have one or more modules.



Rel Condition For INACTIVE

- | | |
|-----|---|
| AND | All master modules in the clock domain are in STANDBY state. |
| | No wake-up request is asserted by any module of the clock domain. |
| | No static domain dependency from any other domain is active. |
| | The SW_SLEEP/HW_AUTO clock transition mode is set for the clock domain (CLKTRCTRL = 0x1 / 0x3). |


Rel Condition For ACTIVE

- | | |
|----|--|
| OR | The SW_WKUP clock transition mode for the clock domain is set (CLKTRCTRL = 0x2). |
| | At least one wake-up request is asserted by one of the modules of the clock domain |
| | At least one static dependency from another clock domain is active. |

Clock Activity State can be read from
CM_<CD>_CLKSTCTRL.CLKACTIVITY_*_F/ICLK

Power Domain (PD) PM

- Power Domain allows for control of leakage power consumption of the device.
- If no clock domains are on the PD can go to ON-INACTIVE, RETENTION or OFF state.
- If any one clock domain is active then the power domain would remain on.



PD State	Logic State	Memory State	CD State
ON-ACTIVE	ON	ON	ACTIVE
ON-INACTIVE	ON	PWRSTCTRL.<MEM>_ONSTATE	IDLE
CSWR	ON	PWRSTCTRL.<MEM>_RETSTATE	IDLE
OFF	OFF	OFF	IDLE

Context Maintained



Context Lost

Set Optimal Voltage for Lower Power Dissipation

- **Adaptive Voltage Scaling (AVS – Class 0)**

Temperature Compensation
Aging Compensation
Power Supply Regulation etc.


For each VD CORE/MPU/IVA/DSPEVE/GPU



- AVS should be executed before other domains are taken out of reset and before their DPLLs are locked. (in SBL)
- Reduce the risk of Hot devices entering into a thermal condition.
- Ensure reliability and to guarantee that the lifetime POHs are achieved.

Increase performance and reduce leakage

- **Adaptive Body Bias (ABB)**
- Apply a voltage to the NWELL of the PMOS transistors to change the Threshold Voltage.



Reverse Body Bias (RBB)	Forward Body Bias (FBB)
$V_{BBNW} > V_{DD}$	$V_{BBNW} < V_{DD}$
For Strong Samples	For Weak Samples
Increase V_{th}	Decrease V_{th}
Reduce Leakage	Increase Performance




ABB not supported in TDA3x.

TDA2xx/2ex/2px vs TDA3xx (PRCM)

- TDA2xx has 5 Voltage Domains (VD_CORE, VD_MPU, VD_DSPEVE, VD_GPU, VD_IVA); TDA3xx has 2 voltage domains (VD_CORE, VD_DSPEVE)
- TDA3xx does not support Adaptive Body Bias (ABB)
- TDA2xx has 5 temperature sensors (VD_CORE, VD_MPU, VD_DSPEVE, VD_GPU, VD_IVA); TDA3xx has 1 temperature sensor (VD_CORE)
- TDA2xx has different clock tree structure than TDA3xx due to DPLL changes.

How to keep Power consumption in check?

System Initialization

APIs to Set AVS & ABB at the right OPP

```
pmErrCode_t      retVal = PM_SUCCESS;
pmhalVmOppId_t   oppId;
const pmhalPmicOperations_t *pmicOps;

/* Enable I2C1 for PMIC Communication
 * Force Wake-up clock domain l4per*/
PMHALCMSSetCdClockMode (
    PMHAL_PRCM_CD_L4PER,
    PMHAL_PRCM_CD_CLKTRNMODES_SW_WAKEUP,
    PM_TIMEOUT_INFINITE);

PMHALModuleModeSet(PMHAL_PRCM_MOD_I2C1,
    PMHAL_PRCM_MODULE_MODE_ENABLED,
    PM_TIMEOUT_INFINITE);

/* Get the pmic ops and register with the pmic
interface. */
pmicOps = PMHALTps65917GetPMICOps();
retVal = PMHALPmicRegister(pmicOps);
```

PMHAL:

- pdk\packages\ti\drv\pm\include\prcm\pmhal_vm.h
- pdk\packages\ti\drv\pm\include\prcm\pmhal_pmic.h

```
if (PM_SUCCESS == retVal)
{
    retVal = PMHALVMSetOpp (
        PMHAL_PRCM_VD_MPU, oppId,
        PM_TIMEOUT_INFINITE);

    /* VD_CORE can only support OPP_NOM */
    retVal |= PMHALVMSetOpp (
        PMHAL_PRCM_VD_CORE,
        PMHAL_VM_OPP_NOM,
        PM_TIMEOUT_INFINITE);

    /* Set the voltage for
    * PMHAL_PRCM_VD_IVAHD,
    * PMHAL_PRCM_VD_DSPEVE
    * and PMHAL_PRCM_VD_GPU.
    */
    for (vdId = PMHAL_PRCM_VD_IVAHD;
        vdId < PMHAL_PRCM_VD_RTC;
        vdId++)
    {
        retVal |= PMHALVMSetOpp(vdId,
            oppId,
            PM_TIMEOUT_INFINITE);
    }
}
```



Initializing the system

- Ensure modules not getting used are turned off.

Module Name	Reset Power State	SBL Desired Action
MPU C0 & C1	ON	Force Off C1 when not used
IPU, DSP1 & 2	OFF	Initialize core when valid application image is present. Power Off if not.
EVE1 /EVE2	ON (Clock Gated)	Initialize core when valid application image is present. Power Off if not.
MMC1, IEEE1500_2_OCP	ON	Disable Module if not used

- Modules like MMC2, MLB_SS, SATA, OCP2SCP1, OCP2SCP3, USB_OTG_SS1, USB_OTG_SS2, USB_OTG_SS3, USB_OTG_SS4, PCIESS1, PCIESS2 etc are disabled by default..

Initializing the system

- **System Configuration:** (Set the Power and Clock State for different modules)
 - Program the module to any of the 3 states:
 - **DISABLED** – Lowest Power Configuration.
 - **AUTO CLOCK GATE (AUTO_CG)** – Clocks disabled when module not used.
 - **ALWAYS ENABLED** – Highest Power Configuration
- Takes care of Power Domain, Clock Domain, Module level (optional clocks, sys-config) and Static dependency configuration.
- Additionally takes care of reset configurations.
- Example: `pdk\packages\ti\drv\pm\examples\systemconfig\main.c`
- **Note:** This API does not take care of dependencies between enabling modules.

System Configuration API

```
pmErrCode_t PMLIBSysConfigSetPowerState(  
    const pmlibSysConfigPowerStateParams_t *inputTable,  
    uint32_t                                numConfig,  
    uint32_t                                timeout,  
    pmlibSysConfigErrReturn_t              *resultReturn);
```

Module Name	Power State
Module 1	Always Enabled
Module 2	Disabled
Module 3	Auto CG

Initializing the system

- **Clock Rate** (Setting the clock rate for different CPUs/Peripherals)


```
pmErrCode_t PMLIBClkRateSet(pmhalPrcmModuleId_t modId,  
                               pmhalPrcmClockId_t  clkId,  
                               uint32_t             clkRate);
```

```
pmErrCode_t PMLIBClkRateGet(pmhalPrcmModuleId_t modId,  
                               pmhalPrcmClockId_t  clkId,  
                               uint32_t             *clkRate);
```

- Takes care of required OPP change for the given frequency.
- Internal database maintained to find the corresponding DPLL configurations for the given frequency.
- “Generic Clk ID” support provided to allow the user to not have to remember the clock name for each and every module.

Dynamic Power Management

Reduce power consumption when a CPU Core is not getting used



- Context of the CPU is maintained.
- Configure Interrupts which would act as wakeup events.
- Define the lowest power state of the CPU when not processing.
 - **MPU** : Closed Switch Retention - [pm\examples\cpuidle\main_a15host.c](#)
 - **IPU** : Auto Clock Gate - [pm\examples\cpuidle\main_m4.c](#)
 - **DSP** : Auto Clock Gate - [pm\examples\cpuidle\main_c66x.c](#)
 - **EVE** : Auto Clock Gate - [pm\examples\arp32_cpuidle\main_arp32.c](#)


Software Thermal Management

Software Thermal Management

2

Increasing Temperature due to ambient temperature & power dissipation when running Application

TEMPERATURE



1

Initialize the system to generate thermal HOT event @ 100 deg C

3

HOT Thermal Event Received!!
Configure device in Limp Home Mode. Switch off cores if necessary.
Configure Cold event @ 70 deg C

4



Decreasing Temperature after thermal actions

5

COLD Thermal Event Received!!
Re-Configure CPUs to run at normal frequency. Reboot cores if necessary.

Alert regarding a thermal event

TDA2xx has 5 Sensors
TDA3xx has 1 Sensor




Alert Regarding a Thermal Event

1 One Time Thermal Event Initialization

```
/* Registering TimerIsr */  
Intc_IntRegister(IRQ_NUM, (IntrFuncPtr)  
    TemperatureSensorIsr,  
    NULL);  
  
/* temp in milli deg C */  
HOT_EVT_TEMP_THRESH = 100000;  
/* 100 deg C */  
  
PMHALBgapSetHotThreshold(voltId, HOT_EVT_TEMP_THRESH);
```


Configure HOT/Cold Threshold Based on Thermal Actions

```
COLD_EVT_TEMP_THRESH = 70000;  
/* 70 deg C */  
  
PMHALBgapSetColdThreshold(voltId,  
    COLD_EVT_TEMP_THRESH);  
  
/* temp in milli deg C */  
HOT_EVT_TEMP_THRESH = 110000;  
/* 110 deg C */  
  
PMHALBgapSetHotThreshold(voltId,  
    HOT_EVT_TEMP_THRESH);
```



PM Software Stack

Power Management Software Stack



References

- ADAS PM Application Note:
<http://www.ti.com/lit/an/sprac22/sprac22.pdf>
- PRCM Hardware Details: TDA2xx/TDA2ex/TDA2px/TDA3xx TRM
- VisionSDK_DevelopmentGuide.pdf Section 7 for PM Vision SDK integration details.

- For any further questions please contact your TI representative or post your queries at <https://e2e.ti.com/>

Thank you



© Copyright 2017 Texas Instruments Incorporated. All rights reserved.

This material is provided strictly “as-is,” for informational purposes only, and without any warranty.
Use of this material is subject to TI’s **Terms of Use**, viewable at TI.com